会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 46. 发明授权
    • Apparatus and method to interface two different clock domains
    • 接口两个不同时钟域的设备和方法
    • US08171334B2
    • 2012-05-01
    • US12824463
    • 2010-06-28
    • James D. Kelly
    • James D. Kelly
    • G06F1/00G06F1/12G06F5/06
    • G06F5/06
    • A gearbox is placed between two clock domains to allow data to be transferred from one domain to the other. Although the two domains may operate at the same clock frequency, typically one domain has a faster clock speed than the other. The gearbox is disposed between the two clock domains to control timing of data transfer from one to the other, by selecting a pattern which identifies when data is made transparent for the transfer. The gearbox allows a number of clock ratios to be selected, so that a particular clock ratio between the two domains may be readily selected in the gearbox for the data transfer.
    • 齿轮箱放置在两个时钟域之间,以允许数据从一个域传输到另一个域。 尽管两个域可以在相同的时钟频率下工作,但通常一个域具有比另一个更快的时钟速度。 齿轮箱设置在两个时钟域之间,以通过选择识别数据何时使传输透明的模式来控制数据从一个到另一个的数据传输的定时。 齿轮箱允许选择多个时钟比,使得两个域之间的特定时钟比可以容易地在用于数据传输的变速箱中选择。
    • 48. 发明授权
    • System and method for coordinating access to a bus
    • 用于协调访问总线的系统和方法
    • US5630077A
    • 1997-05-13
    • US626905
    • 1996-04-04
    • William T. KreinCharles M. FlaigJames D. Kelly
    • William T. KreinCharles M. FlaigJames D. Kelly
    • G06F13/364G06F13/00
    • G06F13/364
    • To optimize system bus utilization in a computer system, a bus coordinator is included in the computer system to coordinate the transfer of information signals on the bus. Each time a source node wishes to transfer information to a destination node, the source node sends a request to the coordinator along with the identification of the destination node. Upon receiving this request, the coordinator determines whether the destination node has capacity to receive information signals. If the destination node has capacity, then the coordinator grants control of the system bus to the source node to allow the source node to send information signals to the destination node via the system bus. Otherwise, the source node is denied control of the system bus until the destination node has capacity to receive information signals. By granting control of the system bus to a source node only when the destination node has capacity to receive information signals, the coordinator ensures that no system bus time is wasted on unsuccessful information transfers. Thus, bus utilization is optimized.
    • 为了优化计算机系统中的系统总线利用率,计算机系统中包括总线协调器,以协调总线上信息信号的传输。 每当源节点希望将信息传送到目的地节点时,源节点与目的地节点的标识一起向协调器发送请求。 在接收到该请求之后,协调器确定目的地节点是否具有接收信息信号的能力。 如果目标节点具有容量,则协调器将系统总线的控制权授予源节点,以允许源节点通过系统总线向目的地节点发送信息信号。 否则,源节点被拒绝对系统总线的控制,直到目的节点具有接收信息信号的能力。 只有当目的地节点具有接收信息信号的能力时,通过将系统总线的控制权授予源节点,协调器才能确保不会在不成功的信息传输上浪费系统总线时间。 因此,优化了总线利用率。
    • 49. 发明授权
    • Bus transaction reordering using side-band information signals
    • 使用边带信息信号对总线事务重新排序
    • US5592631A
    • 1997-01-07
    • US432620
    • 1995-05-02
    • James D. KellyR. Stephen Polzin
    • James D. KellyR. Stephen Polzin
    • G06F13/364G06F13/366
    • G06F13/364
    • The present invention, generally speaking, provides a system and method of decoupling the address and data buses of a system bus using side band information signals. A computer system with which the invention may be used has a system bus including an address bus and a data bus and has, operatively connected to said system bus, multiple master devices, including a microprocessor, and multiple slave devices. In accordance with one embodiment of the invention, the address bus and the data bus are decoupled by providing, in addition to signals carried by the system bus, first side-band signals including, for each master device besides the microprocessor, an address arbitration signal, and providing, in addition to signals carried by the system bus, second side-band signals including, for each slave device, an address termination signal, a data arbitration signal, and a read-ready signal indicating that a respective slave device has data to present on the system bus. An address arbitration vector is formed, composed of address arbitration signals for the master devices, an address termination vector is formed, composed of address termination signals for the slave devices, and a read-ready vector is formed, composed of read-ready signals for the slave devices. The address arbitration vector and the address termination vector are sampled. Using a queue structure having a front and a rear, pairs of address arbitration and address termination vectors sampled at different sampling times are queued. Given a pair of address arbitration and address termination vectors at the head of the queue structure and a subsequent, corresponding read-ready vector, a data arbitration signal is issued to one of the slave devices and one of the master devices, as a "paired data bus grant."
    • 本发明一般地提供了一种使用边带信息信号去除系统总线的地址和数据总线的系统和方法。 可以使用本发明的计算机系统具有包括地址总线和数据总线的系统总线,并且具有可操作地连接到所述系统总线的多个主设备,包括微处理器和多个从设备。 根据本发明的一个实施例,地址总线和数据总线除了由系统总线携带的信号之外还提供第一边带信号,除了微处理器之外还包括每个主设备的地址仲裁信号 并且除了由系统总线承载的信号之外,还提供第二边带信号,包括针对每个从设备的地址终止信号,数据仲裁信号和指示相应从设备具有数据的可读准备信号 在系统总线上呈现。 形成地址仲裁向量,由主设备的地址仲裁信号组成,形成地址终止向量,由从设备的地址终止信号组成,并且形成就绪向量,其包括用于 从设备。 对地址仲裁向量和地址终止向量进行采样。 使用具有前端和后端的队列结构,对在不同采样时间采样的地址仲裁和地址终止矢量进行排队。 给定在队列结构的头部的一对地址仲裁和地址终止向量以及随后的对应的可读向量,向其中一个从设备和一个主设备发出数据仲裁信号作为“配对 数据总线授权。