专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明授权

US08347817B1 Pet feeder 有权
公开(公告)号：US08347817B1
公开(公告)日：2013-01-08
申请号：US12432580
申请日：2009-04-29
申请人： Kevin Miller
发明人： Kevin Miller
IPC分类号： A01K5/02
CPC分类号： A01K5/0233 , A01K5/0291
摘要： Methods and apparatus are provided for feeding a pet in a manner that engages the pet and provides stimulation and exercise. Exemplary apparatus for dispensing animal food include a food hopper for containing animal food operatively connected to a food handler that launches a portion or ration of the animal food away from the unit in response to detecting a triggering action of the animal.

32. 发明授权

US08314586B2 System for adapting the resonant operation of a personal care appliance during the lifetime thereof 有权
标题翻译：用于在其寿命期间适应个人护理器具的谐振操作的系统
公开(公告)号：US08314586B2
公开(公告)日：2012-11-20
申请号：US12446780
申请日：2007-10-31
申请人： Ari Lumbantobing , Kevin Miller , Meindert Norg , Pieter Johannes Bax
发明人： Ari Lumbantobing , Kevin Miller , Meindert Norg , Pieter Johannes Bax
IPC分类号： H02P3/18 , H02H7/08
CPC分类号： G06T7/0012 , A61B5/4842 , A61B5/7271 , F23Q3/004 , G06F19/20 , G06F19/24 , G06K9/46 , G06K9/66 , G06T2207/30096
摘要： The adapting system for a resonant drive appliance includes a circuit for measuring the back EMF induced in the stator coil of the motor following turn-off of the appliance. The frequency of the back EMF signal is determined from the zero crossings of the EMF signal. The determined frequency is then compared with a running average of previous frequency determinations, and the drive frequency of the appliance is adjusted if the difference between the compared frequencies is greater than a threshold value, e.g. 1 Hz.
摘要翻译：用于谐振驱动装置的适配系统包括用于在器具断开之后测量在电动机的定子线圈中感应的反电动势的电路。反EMF信号的频率由EMF信号的过零点确定。然后将所确定的频率与先前频率确定的运行平均值进行比较，并且如果所比较的频率之间的差异大于阈值，则设备的驱动频率被调整。 1 Hz。

33. 外观设计

USD666883S1 Armorers tool 有权
标题翻译：装甲工具
公开(公告)号：USD666883S1
公开(公告)日：2012-09-11
申请号：US29391589
申请日：2011-05-11
申请人： Robert Michael Howard , Buddie Daniel , Kevin Miller
设计人： Robert Michael Howard , Buddie Daniel , Kevin Miller
CPC分类号： F41A35/00

34. 发明授权

US07260165B2 Method for synchronization through accelerated advance of counters 失效
标题翻译：通过加速计数器进行同步的方法
公开(公告)号：US07260165B2
公开(公告)日：2007-08-21
申请号：US10638293
申请日：2003-08-12
申请人： Kevin Miller , Anders Hebsgaard
发明人： Kevin Miller , Anders Hebsgaard
IPC分类号： H04L7/00
CPC分类号： H04N21/6168 , H04J3/0682 , H04L47/50 , H04N7/17309 , H04N21/242
摘要： A method for synchronizing counters in a terminal device, such as a cable modem in a DOCSIS-based system, with those of an administrative device, such as a headend. A cable modem advances its frame counter. With each increment of the frame counter, the cable modem's minislot counter advances by an amount equal to the number of minislots per frame. Likewise, with each increment of the frame counter, the cable modem's timestamp counter is incremented by the number of timestamps per frame. This continues until the counters at the cable modem are within one frame of the headend's counters. The minislot counter is then incremented. With each increment of the minislot counter, the timestamp counter is incremented by an amount equal to the number of timestamps per minislot. This continues until the cable modem's counters are within a minislot of the headend's counters. The timestamp counter is then incremented until the cable modem's counters match those of the headend.
摘要翻译：一种用于将终端设备中的计数器（例如基于DOCSIS的系统中的电缆调制解调器）与诸如头端的管理设备的计数器同步的方法。电缆调制解调器前进其帧计数器。随着帧计数器的每个增量，电缆调制解调器的小时隙计数器前进一个等于每帧的微时隙数量的数量。类似地，对于帧计数器的每个增量，电缆调制解调器的时间戳计数器增加每帧的时间戳的数量。这一直延续到电缆调制解调器的计数器位于头端计数器的一个帧内。然后增加微型计数器。对于小时隙计数器的每个增量，时间戳计数器增加等于每个小时隙的时间戳数的量。这一直延续到电缆调制解调器的计数器位于前端计数器的一小段时间内。然后，时间戳计数器递增，直到电缆调制解调器的计数器与前端的计数器匹配。

35. 发明申请

US20070009075A1 System and method for accelerated clock synchronization of remotely distributed electronic devices 有权
标题翻译：远程分布式电子设备加速时钟同步的系统和方法
公开(公告)号：US20070009075A1
公开(公告)日：2007-01-11
申请号：US11518451
申请日：2006-09-11
申请人： Kevin Miller , Anders Hebsgaard
发明人： Kevin Miller , Anders Hebsgaard
IPC分类号： H04L7/00
CPC分类号： H03L7/10 , H03L2207/06 , H04J3/0638 , H04J3/0664 , H04L69/28 , H04N7/56 , H04N21/4305
摘要： A timing recovery system and method for accelerated clock synchronization of remotely distributed electronic devices is provided. The system includes a phase locked loop, a linear estimator and control logic. The method includes sampling a clock signal received from an electronic device, applying a linear estimation technique to estimate the frequency and phase of the received signal and providing those estimates to a phase locked loop to accelerate the phase locked loop acquisition rate and secure signal lock quickly.
摘要翻译：提供了一种用于远程分布式电子设备的加速时钟同步的定时恢复系统和方法。该系统包括锁相环，线性估计器和控制逻辑。该方法包括对从电子设备接收的时钟信号进行采样，应用线性估计技术来估计接收信号的频率和相位，并将这些估计提供给锁相环，以加速锁相环获取速率并快速保护信号锁定。

36. 发明申请

US20060119497A1 Method and system for converting digital samples to an analog signal 有权
公开(公告)号：US20060119497A1
公开(公告)日：2006-06-08
申请号：US11342658
申请日：2006-01-31
申请人： Kevin Miller , Keith Klingler , Brian Schoner
发明人： Kevin Miller , Keith Klingler , Brian Schoner
IPC分类号： H03M1/66
CPC分类号： H03M1/66 , G11B20/10 , G11B20/10037
摘要： Provided is a system and method for converting digital data audio data audio data that has a predetermined input sample rate, into an analog data signal. A system includes a digital to analog converter (DAC) including a digital processing portion configured to receive as an input the digital audio data and timing information, the timing information being representative of a time base of the input sample rate. The digital processing portion is similarly configured to digitally process the digital audio data and the timing information to produce serialized output data. The DAC also includes an analog processing portion configured to convert serialized data to an analog format. The digital processing portion operates in accordance with at least one clock having a corresponding clock rate wherein the corresponding clock rate is unrelated to the input sample rate.

37. 发明授权

US07058864B1 Test for processor memory cache 失效
标题翻译：测试处理器内存缓存
公开(公告)号：US07058864B1
公开(公告)日：2006-06-06
申请号：US10442453
申请日：2003-05-21
申请人： William Bryson McHardy , Raymond Paul Gratias , Kevin Miller , Brian Nugent
发明人： William Bryson McHardy , Raymond Paul Gratias , Kevin Miller , Brian Nugent
IPC分类号： G11C29/00
CPC分类号： G11C29/16 , G06F12/0802 , G11C2029/0407
摘要： Systems, methods, software products test a memory cache of a processor that includes a test engine (e.g., a BISTE). High level test source code is formulated to use routines in API source code that, when compiled into machine test code, interfaces with the test engine. The machine test code is executed with the processor to test the memory cache to detect one or more faulty memory blocks in the memory cache. If any of the faulty memory blocks are detected, the test engine is instructed, through the machine test code, to set one or more bits in registers to functionally replace the faulty memory blocks with redundant blocks of the memory cache.
摘要翻译：系统，方法，软件产品测试包括测试引擎（例如BISTE）的处理器的存储器缓存。高级测试源代码被用于在API源代码中使用例程，当编译成机器测试代码时，与测试引擎的接口。机器测试代码与处理器一起执行，以测试存储器高速缓存以检测存储器高速缓存中的一个或多个故障存储器块。如果检测到任何错误的存储器块，则通过机器测试代码来指示测试引擎在寄存器中设置一个或多个位，以使用存储器高速缓存的冗余块功能地替换故障存储器块。

38. 发明申请

US20050270203A1 Nonlinear mapping in digital-to-analog and analog-to-digital converters 有权
标题翻译：数模转换器和模数转换器的非线性映射
公开(公告)号：US20050270203A1
公开(公告)日：2005-12-08
申请号：US11124394
申请日：2005-05-09
申请人： Todd Brooks , Kevin Miller , Josephus Van Engelen
发明人： Todd Brooks , Kevin Miller , Josephus Van Engelen
IPC分类号： H03M3/00 , H03M7/36
CPC分类号： H03M7/3013
摘要： In a high-fidelity digital modulator, a mapper is provided to minimize quantization noise, jitter, and cross-talk between multiple digital-to-analog or analog-to-digital converters. The mapper receives a quantized level from a quantizer and maps the quantized level to an output sequence. The mapper includes a table defining multiple sequences corresponding to each quantized level. Each sequence includes two or more symbols, having one of multiple values. The mapper also includes a generator that selects one of the multiple sequences as the output sequence. The last symbol of a first output sequence is equal to the first symbol of the next output sequence and so on. The generator selects the output sequence by alternating between a first and a second sequence for each quantized level received. The generator selects the output sequence by alternating between sequences having a positive and a negative common mode energy for each odd valued quantized level received.
摘要翻译：在高保真数字调制器中，提供映射器以最小化多个数模转换器或模数转换器之间的量化噪声，抖动和串扰。映射器从量化器接收量化电平，并将量化电平映射到输出序列。映射器包括定义对应于每个量化级别的多个序列的表。每个序列包括具有多个值之一的两个或多个符号。映射器还包括选择多个序列之一作为输出序列的发生器。第一个输出序列的最后一个符号等于下一个输出序列的第一个符号，依此类推。发生器通过在接收到的每个量化级别的第一和第二序列之间交替来选择输出序列。发生器通过在接收到的每个奇数值量化电平具有正和负共模能量的序列之间交替来选择输出序列。

39. 发明申请

US20050063476A1 Method and system for providing zero detect and auto-mute 有权
标题翻译：提供零检测和自动静音的方法和系统
公开(公告)号：US20050063476A1
公开(公告)日：2005-03-24
申请号：US10765479
申请日：2004-01-28
申请人： Kevin Miller , Keith Klingler
发明人： Kevin Miller , Keith Klingler
IPC分类号： H03M1/66 , H04L25/00
CPC分类号： H03M1/66
摘要： Provided is a system and method for muting zero level pulse code modulated (PCM) samples. PCM samples are received as inputs to a digital to analog converter (DAC) including a PCM input module and a mapping module. The method includes monitoring a level of the PCM samples received as inputs to the PCM input module and sensing consecutive zero level PCM samples from among the monitored input PCM samples. The method also includes muting a PCM input to the mapper when a predetermined number of zero level PCM samples have been sensed.
摘要翻译：提供了用于使零电平脉冲编码调制（PCM）采样静音的系统和方法。 PCM样本被接收为包括PCM输入模块和映射模块的数模转换器（DAC）的输入。该方法包括监测作为PCM输入模块的输入接收的PCM采样的电平，并从监视的输入PCM采样中检测连续的零电平PCM采样。该方法还包括在已经感测到预定数量的零电平PCM采样时将PCM输入静音到映射器。

40. 发明申请

US20050027713A1 Administrative reset of multiple passwords 审中-公开
标题翻译：管理复位多个密码
公开(公告)号：US20050027713A1
公开(公告)日：2005-02-03
申请号：US10632521
申请日：2003-08-01
申请人： Kim Cameron , Ahmad Abdel-Wahed , Matthias Leibmann , Kevin Miller , James Booth , Derek Murman , Max Benson , Felix Wong , Cezar Ungureanasu
发明人： Kim Cameron , Ahmad Abdel-Wahed , Matthias Leibmann , Kevin Miller , James Booth , Derek Murman , Max Benson , Felix Wong , Cezar Ungureanasu
IPC分类号： G06F17/00 , G06F21/00 , H04L29/06
CPC分类号： H04L63/083 , G06F21/41
摘要： Subject matter includes a password management system in which a web application obtains a list of accounts associated with a given user from an identity integration system connected to diverse data sources and in which a password can be updated in each data source, even when the identity integration system does not natively communicate with a data source.
摘要翻译：主题包括密码管理系统，其中Web应用程序从连接到不同数据源的身份集成系统获取与给定用户相关联的帐户列表，并且其中可以在每个数据源中更新密码，即使身份集成系统本身不与数据源进行通信。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式