专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明申请

US20090034614A1 FEEDBACK ASSISTED TRANSMISSION OF MULTIPLE DESCRIPTION, FORWARD ERROR CORRECTION CODED, STREAMS IN A PEER-TO-PEER VIDEO SYSTEM 有权
标题翻译：反馈辅助传输多种描述，前向纠错编码，对等视频系统中的流
公开(公告)号：US20090034614A1
公开(公告)日：2009-02-05
申请号：US12145675
申请日：2008-06-25
申请人： Zhengye Liu , Shivendra S. Panwar , Keith W. Ross , Yanming Shen , Yao Wang
发明人： Zhengye Liu , Shivendra S. Panwar , Keith W. Ross , Yanming Shen , Yao Wang
IPC分类号： H04N11/04
CPC分类号： H04N7/17309 , H04N21/234327 , H04N21/4622 , H04N21/472 , H04N21/4788 , H04N21/631
摘要： MD-FEC is considered an efficient way to generate a large number of descriptions. However, typically, MD-FEC introduces significant redundancy across streams. MD-FEC encoded streams (descriptions) are adapted based on feedback. Specifically, the bits sent in each description by a supplying peer are adapted based on the number of available descriptions in its receiving peer. The adaptive delivery eliminates unnecessary bits in the original MD-FEC streams (descriptions), and significantly reduces the consumed uplink bandwidth at supplying peers. The saved bandwidth can be used to accommodate more video sessions or for other applications.
摘要翻译： MD-FEC被认为是生成大量描述的有效方法。然而，通常，MD-FEC在流之间引入显着的冗余。 MD-FEC编码流（描述）基于反馈进行调整。具体地，由供应对等体在每个描述中发送的比特基于其接收对等体中的可用描述的数量来进行调整。自适应传输消除了原始MD-FEC流（描述）中的不必要的比特，并且显着降低了在提供对等体时消耗的上行链路带宽。保存的带宽可用于容纳更多视频会话或其他应用程序。

32. 发明申请

US20080250297A1 METHOD AND SYSTEM FOR CALCULATING CRC 有权
标题翻译：用于计算CRC的方法和系统
公开(公告)号：US20080250297A1
公开(公告)日：2008-10-09
申请号：US12061713
申请日：2008-04-03
申请人： Shen-Ming CHUNG , Jun-Yao WANG , Hsiao-Hui LEE
发明人： Shen-Ming CHUNG , Jun-Yao WANG , Hsiao-Hui LEE
IPC分类号： G06F11/10
CPC分类号： H03M13/091 , H04L1/0057
摘要： The invention relates to a method and system for calculating CRC. Firstly, a Partial CRC is calculated directly according to a segment of a message. Then, a First Code comprising the Partial CRC appended with a plurality of zero-bytes is generated. Finally, the Adjusted CRC is calculated according to the First Code. Therefore, the method and system of the invention can derive an Adjusted CRC directly from each segment of a message. After all segments of a message are received, all the derived Adjusted CRCs are merged to obtain a Final CRC of the message. The method and system of the invention can be quickly prototyped and implemented to various systems due to its simplicity.
摘要翻译：本发明涉及一种计算CRC的方法和系统。首先，根据消息的段直接计算部分CRC。然后，生成包括附加多个零字节的部分CRC的第一代码。最后，根据第一个代码计算调整后的CRC。因此，本发明的方法和系统可以直接从消息的每个段导出经调整的CRC。在接收到消息的所有段之后，所有派生的调整CRC被合并以获得消息的Final CRC。由于其简单性，本发明的方法和系统可以快速原型化并实现到各种系统。

33. 发明授权

US07427876B1 Reversible sequential element and reversible sequential circuit thereof 有权
标题翻译：可逆顺序元件及其可逆顺序电路
公开(公告)号：US07427876B1
公开(公告)日：2008-09-23
申请号：US11687983
申请日：2007-03-19
申请人： Chun Yao Wang , Min Lun Chuang
发明人： Chun Yao Wang , Min Lun Chuang
IPC分类号： H03K19/173
CPC分类号： H03K3/0372
摘要： A reversible sequential element comprises a first logic gate and a second logic gate. The first logic gate includes a first input terminal, a second input terminal, a third input terminal, a first output terminal coupled to the first input terminal, a second output terminal and a third output terminal. The second logic gate includes a first input line, a second input line, a first output line and a second output line. When the first input terminal is set to a first state, the second input terminal is coupled to the third output terminal and the third input terminal is coupled to the second output terminal; otherwise, the second input terminal is coupled to the second output terminal and the third input terminal is coupled to the third output terminal. The third output terminal, second input line and second output line are coupled to each other. The input signal carried on the first input line is set as 0 so that the second output line and the first output line have the same output.
摘要翻译：可逆顺序元件包括第一逻辑门和第二逻辑门。第一逻辑门包括第一输入端，第二输入端，第三输入端，耦合到第一输入端的第一输出端，第二输出端和第三输出端。第二逻辑门包括第一输入线，第二输入线，第一输出线和第二输出线。当第一输入端子被设置为第一状态时，第二输入端子耦合到第三输出端子，第三输入端子耦合到第二输出端子; 否则，第二输入端子耦合到第二输出端子，第三输入端子耦合到第三输出端子。第三输出端子，第二输入线和第二输出线彼此耦合。将第一输入线上承载的输入信号设置为0，使得第二输出线和第一输出线具有相同的输出。

34. 发明授权

US07418721B2 Apparatus for aligning and clipping different size compact discs for disc device 失效
标题翻译：用于对准和裁剪用于盘装置的不同尺寸的光盘的装置
公开(公告)号：US07418721B2
公开(公告)日：2008-08-26
申请号：US11277948
申请日：2006-03-30
申请人： Chin-Sung Liu , Chia-Hao Ou , Chun-Yao Wang
发明人： Chin-Sung Liu , Chia-Hao Ou , Chun-Yao Wang
IPC分类号： G11B17/04
CPC分类号： G11B17/0515
摘要： An aligning and clipping apparatus for slot-in CD/DVD players/ROM to load different size discs is provided, including a base, a tray, at least two moveable clipping elements, at least two ejection elements, and an auxiliary clipping element. Two clipping elements are installed at the front end of the tray for loading and clipping the disc. The auxiliary clipping element is on the top of the base for improving the stability of the clipping. The ejection elements are at the two sides of the rear end of the tray for ejecting the clipping of the disc so that the disc is in the position for data reading and writing. To achieve the function for clipping different size discs, the moveable clipping elements are placed at a specific angle and a specific curvature. Therefore, the different size discs can be clipped and held.
摘要翻译：提供了一种用于插入CD / DVD播放器/ ROM以加载不同尺寸的盘的对准和裁剪装置，包括基座，托盘，至少两个可移动的剪辑元件，至少两个弹出元件和辅助裁切元件。两个剪切元件安装在托盘的前端，用于装载和裁剪光盘。辅助剪切元件位于底座的顶部，以提高剪辑的稳定性。排出元件位于托盘的后端的两侧，用于弹出盘的夹持，使得盘处于用于数据读取和写入的位置。为了实现用于限制不同尺寸的光盘的功能，可移动的剪辑元件被放置在特定的角度和特定的曲率。因此，可以剪切和保持不同尺寸的光盘。

35. 发明申请

US20080132017A1 MANUFACTURING METHOD OF NON-VOLATILE MEMORY 审中-公开
标题翻译：非易失性存储器的制造方法
公开(公告)号：US20080132017A1
公开(公告)日：2008-06-05
申请号：US12014095
申请日：2008-01-15
申请人： Pin-Yao Wang , Liang-Chuan Lai
发明人： Pin-Yao Wang , Liang-Chuan Lai
IPC分类号： H01L21/336
CPC分类号： H01L29/7885 , H01L27/115 , H01L27/11519 , H01L27/11521 , H01L29/40114 , H01L29/42328 , H01L29/66825
摘要： A non-volatile memory including a substrate, a select gate, two floating gates, a control gate, and a doped region is described. The select gate is disposed on the substrate. The two floating gates are disposed on both sides of the select gate, and the top surface of the floating gates is higher than that of the select gate forming a hollow structure on the select gate between the two floating gates. The control gate disposed on the substrate covers the select gate and the two floating gates and fills the hollow structure. The doped region is disposed in the substrate on one side of the two floating gates opposite to the select gate.
摘要翻译：描述了包括衬底，选择栅极，两个浮置栅极，控制栅极和掺杂区域的非易失性存储器。选择栅极设置在基板上。两个浮置栅极设置在选择栅极的两侧，并且浮栅的顶表面高于在两个浮置栅极之间的选择栅极上形成中空结构的选择栅极的顶表面。设置在基板上的控制栅覆盖选择栅极和两个浮动栅极并填充中空结构。掺杂区域设置在与选择栅极相对的两个浮动栅极的一侧上的衬底中。

36. 发明申请

US20070271431A1 SNAPSHOT MECHANISM AND METHOD THEREOF 有权
标题翻译： SNAPSHOT机制及其方法
公开(公告)号：US20070271431A1
公开(公告)日：2007-11-22
申请号：US11567212
申请日：2006-12-06
申请人： Wen-Shyang Hwang , Ching-Hung Lin , Jun-Yao Wang , Chin-Pei Su , Tsung-Lin Tsai
发明人： Wen-Shyang Hwang , Ching-Hung Lin , Jun-Yao Wang , Chin-Pei Su , Tsung-Lin Tsai
IPC分类号： G06F12/16
CPC分类号： G06F11/1471 , G06F11/1458 , G06F2201/84
摘要： A snapshot mechanism and a method thereof used in a data processing system are provided to backup snapshot data. The snapshot mechanism includes a snapshot storage unit and a buffer storage unit, wherein the snapshot storage unit is used as a unit for storing data generated after a target storage unit snapshots data and accordingly generating a plurality of snapshot management data. In addition, the buffer storage unit temporarily stores new data and flushes the data to the target storage unit in predetermined time interval. According to the snapshot management data, the target storage unit can be rolled back or rolled forward to the status before a predetermined time.
摘要翻译：提供了一种用于数据处理系统的快照机制及其方法来备份快照数据。快照机制包括快照存储单元和缓冲存储单元，其中快照存储单元用作用于存储在目标存储单元快照数据之后生成的数据并相应地生成多个快照管理数据的单元。此外，缓冲存储单元临时存储新数据，并以预定的时间间隔将数据刷新到目标存储单元。根据快照管理数据，目标存储单元可以在预定时间之前回滚或滚动到状态。

37. 发明申请

US20070242920A1 Fabry-Perot tunable filter using a bonded pair of transparent substrates 失效
标题翻译：法布里 - 珀罗可调滤波器，使用一对粘合的透明基板
公开(公告)号：US20070242920A1
公开(公告)日：2007-10-18
申请号：US11405774
申请日：2006-04-18
申请人： Pinyen Lin , Peter Gulvin , Yao Wang , Lalit Mestha
发明人： Pinyen Lin , Peter Gulvin , Yao Wang , Lalit Mestha
IPC分类号： G02B6/26
CPC分类号： G01J3/26 , G02B6/29358 , G02B6/29395 , G02B26/001
摘要： A tunable Fabry-Perot filter (8, 118, 218, 318, 418) includes substrates (10, 12) with parallel generally planar facing principal surfaces (14, 16) including spaced apart facing reflective surface regions (20, 22) that are at least partially reflective over a wavelength range and define an optical gap (Gopt) therebetween. At least one substrate of the pair of substrates is light transmissive over the selected wavelength range to enable optical coupling with the optical gap. Electrodes (24, 26) are disposed on the facing principal surfaces of the substrates. The electrodes on the facing principal surfaces of the substrates are define an electrode gap therebetween such that electrical biasing of the electrodes simultaneously modifies the optical and electrode gaps.
摘要翻译：可调谐的法布里 - 珀罗滤光器（8,118,218,318,418）包括具有平行大致平面的主要表面（14,16）的衬底（10,12），该主表面包括间隔开的面对的反射表面区域（20,22）在波长范围内至少部分地反射并在其间限定光学间隙（G opt）。一对基板中的至少一个基板在所选择的波长范围内是透光的，以使得能够与光学间隙进行光耦合。电极（24,26）设置在基板的相对的主表面上。衬底的相对主表面上的电极在其间限定电极间隙，使得电极的电偏置同时改变光学和电极间隙。

38. 发明授权

US07281031B1 Method and apparatus for providing additional resources for a host computer 有权
标题翻译：为主计算机提供附加资源的方法和装置
公开(公告)号：US07281031B1
公开(公告)日：2007-10-09
申请号：US09533409
申请日：2000-03-22
申请人： Yao Wang , Mohamed Chehadeh , Quang Vu
发明人： Yao Wang , Mohamed Chehadeh , Quang Vu
IPC分类号： G06F15/167
CPC分类号： H04L41/0663 , H04L12/00 , H04L41/00 , H04L43/0817
摘要： A method and apparatus for detecting a change in the operational status of a first host computer and automatically configuring a second host computer to provide additional computing resources that replace or complement the first host computer. In one embodiment, a controller is provided that is capable of detecting a malfunction or failure of the first computer and automatically configuring a second host computer to replace the first host computer. In another embodiment, the controller is capable of detecting changes in the performance of the first host computer and automatically configuring a second host computer to provide additional computing resources for the first host computer. In a further embodiment, both of these techniques can be used to support an electronic commerce site and provide the electronic commerce site with failsafe operation and virtually unlimited computational resources.
摘要翻译：一种用于检测第一主计算机的操作状态变化并自动配置第二主计算机以提供替代或补充第一主计算机的附加计算资源的方法和装置。在一个实施例中，提供了一种控制器，其能够检测第一计算机的故障或故障，并且自动地配置第二主计算机来替换第一主计算机。在另一个实施例中，控制器能够检测第一主计算机的性能的变化，并且自动配置第二主计算机以为第一主计算机提供额外的计算资源。在另一个实施例中，这两种技术都可以用于支持电子商务站点，并为电子商务站点提供故障安全操作和几乎无限制的计算资源。

39. 发明申请

US20070156985A1 SNAPSHOT MECHANISM IN A DATA PROCESSING SYSTEM AND METHOD AND APPARATUS THEREOF 有权
标题翻译：数据处理系统中的SNAPSHOT机制及其方法和装置
公开(公告)号：US20070156985A1
公开(公告)日：2007-07-05
申请号：US11463598
申请日：2006-08-10
申请人： Tsung-Lin Tsai , Jun-Yao Wang , Shou-Jen Wey
发明人： Tsung-Lin Tsai , Jun-Yao Wang , Shou-Jen Wey
IPC分类号： G06F12/16
CPC分类号： G06F11/1435 , G06F2201/84
摘要： A snapshot mechanism of a data processing system is provided herein. The snapshot mechanism includes providing a snapshot storage unit for storing the data created when snapshotting the target storage units and generating a plurality of snapshot images accordingly. Two different types of address tables in the snapshot image are used for corresponding to the storage units of the snapshot storage unit and the target storage units. The status of the target storage units can be recovered to the status at a predetermined time ago according to the snapshot images. The two types of address tables are respectively used for storing the data created by the data processing system and history data so as to prevent the data stored in the target storage units to be overwritten.
摘要翻译：本文提供了数据处理系统的快照机制。快照机制包括提供快照存储单元，用于存储当对目标存储单元进行快照时创建的数据并相应地生成多个快照图像。快照图像中的两种不同类型的地址表用于对应于快照存储单元和目标存储单元的存储单元。目标存储单元的状态可以根据快照图像在预定的时间恢复到状态。两种类型的地址表分别用于存储由数据处理系统创建的数据和历史数据，以防止存储在目标存储单元中的数据被重写。

40. 发明授权

US07235444B1 Method of fabricating non-volatile memory structure 失效
标题翻译：制造非易失性存储器结构的方法
公开(公告)号：US07235444B1
公开(公告)日：2007-06-26
申请号：US11620724
申请日：2007-01-07
申请人： Liang-Chuan Lai , Pin-Yao Wang
发明人： Liang-Chuan Lai , Pin-Yao Wang
IPC分类号： H01L21/8247
CPC分类号： H01L27/115 , H01L27/11526 , H01L27/11529
摘要： A substrate having a first dielectric layer, a first conductive layer and a second dielectric layer thereon is provided. A part of the second dielectric layer is removed to form a first opening having both ends with a select gate region respectively. The select gate region is constituted by a region with the second dielectric layer and a region without the second dielectric layer. A second conductive layer is formed to cover the second dielectric layer. A cap layer is formed on the second conductive layer. The cap layer, the second conductive layer, the second dielectric layer and the first conductive layer are patterned to form gate structures. The cap layer, the second conductive layer, the second dielectric layer and the first conductive layer between two adjacent select gate regions are removed to form a select gate structure. A doped region is formed in the substrate.
摘要翻译：提供了具有第一介电层，第一导电层和第二介电层的基板。去除第二电介质层的一部分以形成分别具有选择栅极区域的两端的第一开口。选择栅极区域由具有第二电介质层的区域和没有第二电介质层的区域构成。形成第二导电层以覆盖第二介电层。在第二导电层上形成盖层。将盖层，第二导电层，第二介电层和第一导电层图案化以形成栅极结构。除去两个相邻的选择栅区之间的覆盖层，第二导电层，第二介电层和第一导电层，以形成选择栅结构。在衬底中形成掺杂区域。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式