专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明申请

US20110133838A1 LOW OUTPUT IMPEDANCE RF AMPLIFIER 有权
标题翻译：低输出阻抗RF放大器
公开(公告)号：US20110133838A1
公开(公告)日：2011-06-09
申请号：US12633312
申请日：2009-12-08
申请人： Susanne Paul , Marius Goldenberg
发明人： Susanne Paul , Marius Goldenberg
IPC分类号： H03F3/45 , H03F3/16
CPC分类号： H03F3/45179 , H03F1/086 , H03F1/565 , H03F3/21 , H03F3/45237 , H03F3/505 , H03F2200/411 , H03F2200/492 , H03F2200/495 , H03F2200/69 , H03F2203/45394 , H03F2203/45612 , H03F2203/5042
摘要： A radio frequency (RF) power amplifier includes a low impedance pre-driver driving the input of a common-source output amplifier stage. The preamplifier includes a first transistor that has a first terminal coupled to a preamplifier RF input node, a second terminal coupled to a preamplifier RF output node, and a third terminal coupled to a supply voltage node. A first inductor is coupled between the RF output node and a bias voltage node. A voltage difference between respective first and second voltages on the RF input node and the RF output node that are substantially in phase, determines current through the first transistor.
摘要翻译：射频（RF）功率放大器包括驱动共源输出放大器级的输入的低阻抗预驱动器。前置放大器包括第一晶体管，其具有耦合到前置放大器RF输入节点的第一端子，耦合到前置放大器RF输出节点的第二端子和耦合到电源电压节点的第三端子。第一电感器耦合在RF输出节点和偏置电压节点之间。基本上同相的RF输入节点和RF输出节点上的相应的第一和第二电压之间的电压差确定通过第一晶体管的电流。

22. 发明授权

US07643629B2 Low voltage sensing and control of battery referenced transistors in subscriber loop applications 失效
标题翻译：用户环路应用中电池参考晶体管的低电压感测和控制
公开(公告)号：US07643629B2
公开(公告)日：2010-01-05
申请号：US11094832
申请日：2005-03-30
申请人： Jerrell P. Hein , Marius Goldenberg
发明人： Jerrell P. Hein , Marius Goldenberg
IPC分类号： H04M1/00 , H04M9/00
CPC分类号： H04M19/005
摘要： A subscriber line interface circuit apparatus includes tip/ring sense circuitry generating a tip sense signal and a ring sense signal from three sensed currents, wherein the tip sense signal and the ring sense signal correspond to subscriber loop tip and ring currents, respectively. In one embodiment, the tip/ring sense circuitry includes a current mirror generating first and second mirrored sense currents from a first sense current proportional to a battery feed node voltage of a subscriber loop. Current differencing circuitry provides the tip sense signal from a difference between the first mirrored sense current and a second sense current associated with a tip line of the subscriber loop. The current differencing circuitry provides the ring sense signal from a difference between the second mirrored sense current and a third sense current associated with a ring line of the subscriber loop.
摘要翻译：用户线路接口电路设备包括尖端/环路感测电路，其产生来自三个感测电流的尖端感测信号和环路感测信号，其中尖端感测信号和环路感测信号分别对应于用户环路尖端和环形电流。在一个实施例中，尖端/环路感测电路包括电流镜，其从与用户环路的电池馈送节点电压成比例的第一感测电流产生第一和第二镜像检测电流。电流差分电路从第一镜像检测电流和与用户环路的尖端线相关联的第二感测电流之间的差异提供尖端感测信号。电流差分电路从第二镜像检测电流和与用户环路的环线相关联的第三检测电流之间的差异提供环形感测信号。

23. 发明申请

US20070069934A1 Pulse metering architecture 有权
标题翻译：脉搏测量结构
公开(公告)号：US20070069934A1
公开(公告)日：2007-03-29
申请号：US11240206
申请日：2005-09-29
申请人： Michael Mills , Marius Goldenberg , Yan Zhou , Jeffrey Whaley
发明人： Michael Mills , Marius Goldenberg , Yan Zhou , Jeffrey Whaley
IPC分类号： H03M1/66
CPC分类号： H04M15/00
摘要： In one embodiment, a subscriber line interface circuit includes circuitry to generate metering pulses for insertion onto a subscriber line. The circuitry includes a cascaded digital-to-analog converter (DAC) structure including a first DAC to convert a digital sine wave into an analog representation, a second DAC to multiply the analog representation with a ramp value to obtain an unscaled output, and a third DAC to multiply the unscaled output with a gain value to generate a metering pulse.
摘要翻译：在一个实施例中，用户线接口电路包括用于产生用于插入用户线路的计量脉冲的电路。电路包括级联的数模转换器（DAC）结构，其包括将数字正弦波转换为模拟表示的第一DAC，第二DAC，以将模拟表示与斜坡值相乘以获得未经缩放的输出，以及第三个DAC将未缩放输出与增益值相乘以产生计量脉冲。

24. 发明授权

US5990707A Method and system for sliced integration of flash analog to digital converters in read channel circuits 失效
标题翻译：读通道电路中闪存模数转换器的集成方法和系统
公开(公告)号：US5990707A
公开(公告)日：1999-11-23
申请号：US927122
申请日：1997-09-05
申请人： Marius Goldenberg , Russell Croman
发明人： Marius Goldenberg , Russell Croman
IPC分类号： H03M1/10 , H03M1/36 , H03K5/22
CPC分类号： H03M1/362 , H03M1/1023
摘要： A system and method is provided having a flash analog-to-digital converter (ADC) that includes an input signal buffer, a plurality of identical voltage comparators, and a reference generator. A clock signal defines the time instances at which the instantaneous input signal voltage is compared against a plurality of reference voltages generated by the reference generator. The individual comparator consists of a an integrating amplifier stage followed by an analog latching stage and a digital latch. The integrating amplifier input is allowed to track the input signal continuously. The amplifier output voltage is forced to a voltage close to zero before each conversion cycle is initiated by the ADC clock. At the beginning of the conversion cycle, the amplifier output is released and its voltage will follow an excursion related to the integral of the input of the amplifier. At a predefined time moment later, the analog latch is activated. When activated, the analog latch performs a binary decision that exclusively depends on the sign of the amplifier output voltage at the moment of the an analog latch is activation. The analog latch output may be synchronized with the ADC clock with a digital latch. After a latch period, the amplifier and latch may be reset to zero and the comparator is ready to perform another comparison. In this manner, the analog signal is sampled by use of a sliced integration technique which corresponds to an integral of individual slices of the analog input.
摘要翻译：提供了具有包括输入信号缓冲器，多个相同的电压比较器和参考发生器的闪存模数转换器（ADC）的系统和方法。时钟信号定义瞬时输入信号电压与由参考发生器产生的多个参考电压进行比较的时间实例。单个比较器包括一个积分放大器级，随后是模拟锁存级和数字锁存器。积分放大器输入允许连续跟踪输入信号。在每个转换周期由ADC时钟启动之前，放大器输出电压被强制为接近于零的电压。在转换周期开始时，放大器输出被释放，其电压将跟随与放大器输入的积分相关的偏移。在预定的时间之后，模拟锁存器被激活。当激活时，模拟锁存器执行二进制判定，这完全取决于模拟锁存器激活时放大器输出电压的符号。模拟锁存器输出可以与数字锁存器的ADC时钟同步。在锁存周期之后，放大器和锁存器可能被复位为零，并且比较器准备好进行另一个比较。以这种方式，通过使用对应于模拟输入的各个片的积分的切片积分技术对模拟信号进行采样。

25. 发明授权

US08462937B2 Power supply with digital control loop 有权
标题翻译：电源带数字控制回路
公开(公告)号：US08462937B2
公开(公告)日：2013-06-11
申请号：US12060263
申请日：2008-04-01
申请人： Riad Wahby , Michael J. Mills , Jeffrey A. Whaley , Marius Goldenberg , Ion C. Tesu
发明人： Riad Wahby , Michael J. Mills , Jeffrey A. Whaley , Marius Goldenberg , Ion C. Tesu
IPC分类号： H04M1/00 , H04M9/00
CPC分类号： H04M19/001
摘要： One embodiment of a power supply apparatus includes a first switcher coupled to provide VOUT from a VSUPPLY. A cascaded second switcher is coupled to provide a subscriber line interface circuit target VBAT from VOUT, wherein the first switcher is placed in one of an active mode and an inactive mode in accordance with a function of VSUPPLY and VBAT, wherein in the active mode  VOUT VSUPPLY  ≥ 1 , wherein in the inactive mode VOUT≈VSUPPLY.
摘要翻译：电源设备的一个实施例包括耦合以从VSUPPLY提供VOUT的第一切换器。级联的第二切换器被耦合以从VOUT提供用户线接口电路目标VBAT，其中根据VSUPPLY和VBAT的功能将第一切换器置于活动模式和非活动模式之一中，其中在活动模式 VOUT VSUPPLY扼= = 1，其中在非活动模式VOUT≈VSUPPLY。

26. 发明授权

US08324973B2 Low output impedance RF amplifier 有权
标题翻译：低输出阻抗RF放大器
公开(公告)号：US08324973B2
公开(公告)日：2012-12-04
申请号：US12633312
申请日：2009-12-08
申请人： Susanne Paul , Marius Goldenberg
发明人： Susanne Paul , Marius Goldenberg
IPC分类号： H03F3/191 , H03F3/45
CPC分类号： H03F3/45179 , H03F1/086 , H03F1/565 , H03F3/21 , H03F3/45237 , H03F3/505 , H03F2200/411 , H03F2200/492 , H03F2200/495 , H03F2200/69 , H03F2203/45394 , H03F2203/45612 , H03F2203/5042
摘要： A radio frequency (RF) power amplifier includes a low impedance pre-driver driving the input of a common-source output amplifier stage. The preamplifier includes a first transistor that has a first terminal coupled to a preamplifier RF input node, a second terminal coupled to a preamplifier RF output node, and a third terminal coupled to a supply voltage node. A first inductor is coupled between the RF output node and a bias voltage node. A voltage difference between respective first and second voltages on the RF input node and the RF output node that are substantially in phase, determines current through the first transistor.
摘要翻译：射频（RF）功率放大器包括驱动共源输出放大器级的输入的低阻抗预驱动器。前置放大器包括第一晶体管，其具有耦合到前置放大器RF输入节点的第一端子，耦合到前置放大器RF输出节点的第二端子和耦合到电源电压节点的第三端子。第一电感器耦合在RF输出节点和偏置电压节点之间。基本上同相的RF输入节点和RF输出节点上的相应的第一和第二电压之间的电压差确定通过第一晶体管的电流。

27. 发明授权

US07991133B2 Method and apparatus for generating a metering pulse 失效
标题翻译：用于产生计量脉冲的方法和装置
公开(公告)号：US07991133B2
公开(公告)日：2011-08-02
申请号：US11240272
申请日：2005-09-29
申请人： Michael Mills , Marius Goldenberg , Yan Zhou , Jeffrey Whaley
发明人： Michael Mills , Marius Goldenberg , Yan Zhou , Jeffrey Whaley
IPC分类号： H04M15/00 , H04M1/00
CPC分类号： H04M15/00
摘要： In one embodiment, a subscriber line interface circuit includes circuitry to generate metering pulses for insertion onto a subscriber line. The circuitry includes an audio path and a pulse metering path, where the pulse metering path includes a metering generator to generate a digital sine wave from a plurality of stored values, a first interpolator to interpolate the digital sine wave, a filter to filter the interpolated digital sine wave, and a second interpolator to interpolate the filtered interpolated digital sine wave.
摘要翻译：在一个实施例中，用户线接口电路包括用于产生用于插入用户线路的计量脉冲的电路。电路包括音频路径和脉冲测量路径，其中脉冲测量路径包括计量发生器，用于从多个存储值产生数字正弦波，第一内插器来内插数字正弦波，滤波器以对内插进行滤波数字正弦波和第二内插器来内插经滤波的内插数字正弦波。

28. 发明申请

US20100124326A1 SUBSCRIBER LINE INTERFACE CIRCUITRY WITH COMMON BASE AUDIO ISOLATION STAGE 审中-公开
标题翻译：用户界面电路与通用基础音频隔离级
公开(公告)号：US20100124326A1
公开(公告)日：2010-05-20
申请号：US12607984
申请日：2009-10-28
申请人： Jerrell P. Hein , Marius Goldenberg
发明人： Jerrell P. Hein , Marius Goldenberg
IPC分类号： H04M1/00
CPC分类号： H04M3/005
摘要： Methods and apparatus for coupling outgoing analog audio signals to a subscriber line are described. A subscriber line interface circuit apparatus couples an outgoing audio signal to the subscriber line through a common base isolation stage. In one embodiment, linefeed driver control signals for controlling battery feed to the subscriber line are received on the same signal lines as the outgoing audio signal. In various embodiments, the common base isolation stage comprises a plurality of bipolar junction transistors coupled in a common base configuration or a plurality of field effect transistors coupled in a common gate configuration.
摘要翻译：描述了将出口模拟音频信号耦合到用户线的方法和装置。用户线接口电路装置通过公共基本隔离级将输出音频信号耦合到用户线路。在一个实施例中，用于控制到用户线的电池馈送的换行驱动器控制信号被接收在与输出音频信号相同的信号线上。在各种实施例中，公共基极隔离级包括以公共基极配置耦合的多个双极结型晶体管或以公共栅极配置耦合的多个场效应晶体管。

29. 发明授权

US07688119B2 Power supply with digital control loop 有权
标题翻译：电源带数字控制回路
公开(公告)号：US07688119B2
公开(公告)日：2010-03-30
申请号：US12060268
申请日：2008-04-01
申请人： Geoffrey Thompson , Siddharth Sundar , Douglas R. Frey , Russell J. Apfel , Marius Goldenberg , Ion C. Tesu , Riad Wahby , Michael J. Mills
发明人： Geoffrey Thompson , Siddharth Sundar , Douglas R. Frey , Russell J. Apfel , Marius Goldenberg , Ion C. Tesu , Riad Wahby , Michael J. Mills
IPC分类号： H03K3/00
CPC分类号： H03K17/16
摘要： One embodiment of an apparatus for switching a transistor includes a first current mirror providing iB=K1i1, as a transistor base current, wherein the first current mirror is selectively driven by a current source i B ⁢ ⁢ MAX K 1 . A second current mirror providing a feedback signal i2=K2iD to the first current mirror such that i 1 + i 2 = i B ⁢ ⁢ MAX K 1 , wherein iD contributes to the transistor collector current, wherein iB=iBMAX−K1K2iD.
摘要翻译：用于切换晶体管的装置的一个实施例包括提供iB = K1i1的第一电流镜作为晶体管基极电流，其中第一电流镜由电流源i B eff MAX K 1选择性地驱动。向第一电流镜提供反馈信号i2 = K2iD的第二电流镜，使得i 1 + i 2 = i B eff MAX K 1，其中iD有助于晶体管集电极电流，其中iB = iBMAX-K1K2iD。

30. 发明申请

US20090245504A1 Power Supply with Digital Control Loop 有权
标题翻译：带数字控制回路的电源
公开(公告)号：US20090245504A1
公开(公告)日：2009-10-01
申请号：US12060263
申请日：2008-04-01
申请人： Riad Wahby , Michael J. Mills , Jeffrey A. Whaley , Marius Goldenberg , Ion C. Tesu
发明人： Riad Wahby , Michael J. Mills , Jeffrey A. Whaley , Marius Goldenberg , Ion C. Tesu
IPC分类号： H04M9/00
CPC分类号： H04M19/001
摘要： One embodiment of a power supply apparatus includes a first switcher coupled to provide VOUT from a VSUPPLY. A cascaded second switcher is coupled to provide a subscriber line interface circuit target VBAT from VOUT, wherein the first switcher is placed in one of an active mode and an inactive mode in accordance with a function of VSUPPLY and VBAT, wherein in the active mode  VOUT VSUPPLY  ≥ 1 , wherein in the inactive mode VOUT≈VSUPPLY.
摘要翻译：电源设备的一个实施例包括耦合以从VSUPPLY提供VOUT的第一切换器。级联的第二切换器被耦合以从VOUT提供用户线接口电路目标VBAT，其中根据VSUPPLY和VBAT的功能将第一切换器置于活动模式和非活动模式之一中，其中在活动模式< maths id =“MATH-US-00001”num =“00001”> $\langle\frac{mi>}{>}$

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式