会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 21. 发明授权
    • Process for fabrication of device
    • 装置制造工艺
    • US4981770A
    • 1991-01-01
    • US387554
    • 1989-07-28
    • Gary N. Taylor
    • Gary N. Taylor
    • G03F7/038G03F7/26
    • G03F7/038G03F7/265Y10S430/168
    • The use of a surface treatment approach to lithography, depending on a radiation-induced change in hydrophilicity, shows particular promise for deep UV, vacuum ultraviolet and x-ray lithography. For example, hydrophobic chlorinated polystyrene is selectively irradiated in the presence of oxygen producing local hydrophilic regions. Subsequent treatment of these hydrophilic regions with water followed by an organometallic or inorganic gas such as TiCl.sub.4 yields a patterned, surface metal oxide suitable as, for example, an etch mask for further patterning of the underlying polymer film and device regions.
    • 根据辐射诱导的亲水性变化,使用表面处理方法进行光刻,对于深紫外线,真空紫外线和X射线光刻显示出特别的希望。 例如,在产生局部亲水区域的氧的存在下选择性地照射疏水性氯化聚苯乙烯。 随后用水然后用有机金属或无机气体例如TiCl 4处理这些亲水区域,得到适合于例如用于进一步图案化下面的聚合物膜和器件区域的蚀刻掩模的图案化的表面金属氧化物。
    • 22. 发明授权
    • Etching apparatus and method
    • 蚀刻装置及方法
    • US4400235A
    • 1983-08-23
    • US362045
    • 1982-03-25
    • Gerald A. CoquinJoseph M. MoranGary N. Taylor
    • Gerald A. CoquinJoseph M. MoranGary N. Taylor
    • H01L21/673H01L21/306B44C1/22C03C15/00C03C25/06
    • H01L21/68771
    • In a plasma-assisted dry etching process designed to pattern VLSI devices, a relatively high and uniform etch rate exhibiting low contamination is achieved over the entire surface extent of each wafer to be etched. This is accomplished by mounting the wafers in a unique fashion on one of two spaced-apart electrodes in the reaction chamber of a dry etching system. In particular, the front surface of each wafer is maintained in substantially the same plane as that of surrounding dielectric material. Additionally, the thickness of the surrounding dielectric material is designed to be considerably greater than the thickness of any dielectric material in contact with the back surface of each wafer. In that way, the entire front surface extent of each wafer is influenced by a relatively uniform electric field. Moreover, the available field in the chamber is in effect focussed onto the wafer surfaces, thereby achieving a relatively high etch rate characterized by low contamination.
    • 在设计用于图案化VLSI器件的等离子体辅助干蚀刻工艺中,在待蚀刻的每个晶片的整个表面程度上实现了表现出低污染的较高且均匀的蚀刻速率。 这是通过将干燥蚀刻系统的反应室中的两个间隔开的电极之一以独特的方式安装晶片来实现的。 特别地,每个晶片的前表面保持在与周围电介质材料基本相同的平面上。 此外,周围电介质材料的厚度被设计成比与每个晶片的背面接触的任何电介质材料的厚度大得多。 以这种方式,每个晶片的整个前表面范围受相对均匀的电场的影响。 此外,腔室中的可用场效应实际上集中在晶片表面上,从而实现以低污染为特征的较高蚀刻速率。
    • 25. 发明授权
    • Process for fabricating a device
    • 制造装置的方法
    • US5508144A
    • 1996-04-16
    • US492875
    • 1995-06-20
    • Howard E. KatzGary N. Taylor
    • Howard E. KatzGary N. Taylor
    • G03F7/095G03F7/26
    • G03F7/265G03F7/095Y10S430/143Y10S430/167Y10S430/168Y10S438/949Y10S438/95
    • The invention is directed to a process for fabricating an integrated circuit. An imaging layer is deposited on a substrate. The imaging layer is an energy sensitive resist material. The energy sensitive resist material contains moieties that preferentially bind to refractory material. A latent image of a pattern is introduced into the imaging layer by patternwise exposing the imaging layer to energy. The patternwise exposure introduces a selectivity into the resist material that is exploited to bind refractory material preferentially to either the exposed resist material or the unexposed resist material, but not both. The refractory material forms an etch mask over the resist material to which it preferentially binds. This etch mask is then used to transfer a pattern that corresponds to the latent image into the substrate.
    • 本发明涉及一种用于制造集成电路的方法。 成像层沉积在基底上。 成像层是能量敏感的抗蚀剂材料。 能量敏感抗蚀剂材料含有优先结合耐火材料的部分。 通过将成像层图案化地曝光成能量,将图案的潜像引入成像层。 图案曝光引入抗蚀剂材料的选择性,其被利用以将耐火材料优先结合到暴露的抗蚀剂材料或未曝光的抗蚀剂材料,但不能两者。 难熔材料在其优先结合的抗蚀剂材料上形成蚀刻掩模。 然后使用该蚀刻掩模将对应于潜像的图案转印到基底中。