专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US4189265A Positive chip control insert 失效
标题翻译：正芯片控制插入
公开(公告)号：US4189265A
公开(公告)日：1980-02-19
申请号：US942549
申请日：1978-09-15
申请人： Leonard R. Arnold , Robert W. Berry, Jr.
发明人： Leonard R. Arnold , Robert W. Berry, Jr.
IPC分类号： B23B27/14 , B26D1/12
CPC分类号： B23B27/143 , B23B2200/085 , B23B2200/204 , B23B2200/321 , Y10T407/235
摘要： An indexable, insert for single-point and multiple-point negative rake holding devices which convert the cutting point to a positive cutting geometry. The insert has straight descending and widening V-shaped grooves from each corner along the adjacent sides, each groove modulating into a low angle straight section which rises abruptly into a radial cross-ridge at the midpoint of the groove, the cross-ridge rising to a crest line below the plane of the resulting island created by the grooves around the insert.
摘要翻译：用于将切割点转换为正切削几何的单点和多点负耙保持装置的可转位插入件。插入件沿着相邻的侧面从每个拐角处具有直下降和变宽的V形凹槽，每个凹槽调制成一个低角度的直线段，其在槽的中点突然地上升到径向的交叉脊中，在由所述插入件周围的槽形成的所产生的岛的平面下方的波峰线。

12. 发明授权

US4083416A Collapsible cutterhead for drilling upward 失效
标题翻译：可折叠的刀头向上钻
公开(公告)号：US4083416A
公开(公告)日：1978-04-11
申请号：US787283
申请日：1977-04-13
申请人： Norman H. Still , Robert W. Berry, Jr.
发明人： Norman H. Still , Robert W. Berry, Jr.
IPC分类号： E21B7/20 , E21B10/34 , E21B10/66 , E21B9/00
CPC分类号： E21B10/34 , E21B10/66 , E21B7/20
摘要： A cutterhead adapted for drilling a hole upwardly in the earth, and to then be withdrawn downwardly through a casing which is inserted underneath the cutterhead, characterized by gauge cutters which are pivotally mounted on the cutterhead so that they will pivot upward and radially inward when the cutterhead is drawn into the casing, and also characterized by stabilizer rollers mounted on removable frames that can be detached.
摘要翻译：一种用于在地球上向上钻孔的刀头，然后通过插入刀架下方的壳体向下抽出，其特征在于，在刀盘上枢转地安装有量规切割器，使得当刀头向上和向内转动时刀头被拉入外壳，其特征还在于安装在可拆卸的可拆卸框架上的稳定辊。

13. 发明授权

US08165847B2 Implementing a programmable DMA master with write inconsistency determination 失效
标题翻译：实现具有写入不一致性确定的可编程DMA主机
公开(公告)号：US08165847B2
公开(公告)日：2012-04-24
申请号：US12187199
申请日：2008-08-06
申请人： Robert W. Berry, Jr. , Michael Criscolo , Christopher J. Kuruts , James P. Kuruts , Steven J. Smolski
发明人： Robert W. Berry, Jr. , Michael Criscolo , Christopher J. Kuruts , James P. Kuruts , Steven J. Smolski
IPC分类号： G06F11/30 , G11C29/00
CPC分类号： G11C29/48 , G06F11/26
摘要： A method, system, and computer-usable medium for implementing a programmable DMA master with data checking utilizing a drone system controller. According to an embodiment of the present invention, a drone processor generates a collection of random data and stores a first and second copy of the collection of random data in a first and second memory location in a drone memory. The drone processor writes a third copy of the collection of random data in a processor memory. When the drone processor retrieves the third copy from the processor memory, the drone processor writes the third copy in the second memory location in the drone memory. When the drone processor compares the first copy with the third copy, the results of the compare is written in a status location within the drone processor.
摘要翻译：一种用于使用无人机系统控制器实现具有数据检查的可编程DMA主机的方法，系统和计算机可用介质。根据本发明的实施例，无人机处理器生成随机数据的集合，并将随机数据的集合的第一和第二副本存储在无人机存储器中的第一和第二存储器位置中。无人机处理器将随机数据集合的第三副本写入处理器存储器。当无人机处理器从处理器存储器检索第三副本时，无人机处理器将第三副本写入无人机存储器中的第二存储器位置。当无人机处理器将第一副本与第三副本进行比较时，将比较结果写入无人机处理器内的状态位置。

14. 发明授权

US07430487B2 System and method for implementing a programmable DMA master with data checking utilizing a drone system controller 失效
标题翻译：使用无人机系统控制器实现具有数据检查的可编程DMA主机的系统和方法
公开(公告)号：US07430487B2
公开(公告)日：2008-09-30
申请号：US11470282
申请日：2006-09-06
申请人： Robert W. Berry, Jr. , Michael Criscolo , Christopher J. Kuruts , James P. Kuruts , Steven J. Smolski
发明人： Robert W. Berry, Jr. , Michael Criscolo , Christopher J. Kuruts , James P. Kuruts , Steven J. Smolski
IPC分类号： G11C29/00 , G06F19/00
CPC分类号： G11C29/48 , G06F11/26
摘要： A method, system, and computer-usable medium for implementing a programmable DMA master with data checking utilizing a drone system controller. According to an embodiment of the present invention, a drone processor generates a collection of random data and stores a first and second copy of the collection of random data in a first and second memory location in a drone memory. The drone processor writes a third copy of the collection of random data in a processor memory. When the drone processor retrieves the third copy from the processor memory, the drone processor writes the third copy in the second memory location in the drone memory. When the drone processor compares the first copy with the third copy, the results of the compare is written in a status location within the drone processor.
摘要翻译：一种用于使用无人机系统控制器实现具有数据检查的可编程DMA主机的方法，系统和计算机可用介质。根据本发明的实施例，无人机处理器生成随机数据的集合，并将随机数据的集合的第一和第二副本存储在无人机存储器中的第一和第二存储器位置中。无人机处理器将随机数据集合的第三副本写入处理器存储器。当无人机处理器从处理器存储器检索第三副本时，无人机处理器将第三副本写入无人机存储器中的第二存储器位置。当无人机处理器将第一副本与第三副本进行比较时，将比较结果写入无人机处理器内的状态位置。

15. 发明授权

US6006345A Pattern generator for memory burn-in and test 失效
标题翻译：图形发生器用于内存老化和测试
公开(公告)号：US6006345A
公开(公告)日：1999-12-21
申请号：US853597
申请日：1997-05-09
申请人： Robert W. Berry, Jr.
发明人： Robert W. Berry, Jr.
IPC分类号： G11C29/20 , G11C29/36 , G11C29/38 , G06F11/00
CPC分类号： G11C29/36 , G11C29/20 , G11C29/38
摘要： A system and method for testing of a memory during burn-in is disclosed. In one aspect, the method and system include an address generator. The address generator includes a shift register means. The shift register includes n bit positions. The n bit positions are for storing n bits. The n bits are capable of being in a plurality of patterns. The address generator further includes a counter coupled to the shift register means. The counter includes a value that is incremented in response to a particular pattern of the plurality of patterns. The address generator has a complement mechanism coupled to the shift register and the counter which provides a complement of at least a portion of the n bits stored in the n bit positions in response to the value in the counter. In another aspect, the method and system comprise the address generator previously discussed coupled to the memory undergoing testing. In this aspect, the method and system further have a data generator coupled to the address generator and the memory and compare circuitry coupled to the memory and the data generator. In this aspect, a fail is detected when data from the data generator does not match data stored in the memory.
摘要翻译：公开了一种用于在老化期间测试存储器的系统和方法。一方面，该方法和系统包括地址生成器。地址发生器包括移位寄存器装置。移位寄存器包括n位位置。 n位位置用于存储n位。 n位能够处于多个模式。地址发生器还包括耦合到移位寄存器装置的计数器。计数器包括响应于多个模式的特定模式而递增的值。地址发生器具有耦合到移位寄存器和计数器的补码机制，该计数器响应于计数器中的值提供存储在n位位置中的n位的至少一部分的补码。在另一方面，该方法和系统包括先前讨论的地址生成器，其耦合到正在进行测试的存储器。在这方面，该方法和系统还具有耦合到地址发生器和存储器的数据发生器，以及耦合到存储器和数据发生器的比较电路。在这方面，当来自数据发生器的数据与存储在存储器中的数据不匹配时，检测到故障。

16. 发明授权

US4089100A Method and apparatus for installing a cutterhead upon a box hole boring machine 失效
标题翻译：将刀架安装在箱孔钻孔机上的方法和装置
公开(公告)号：US4089100A
公开(公告)日：1978-05-16
申请号：US602775
申请日：1975-08-07
申请人： Robert W. Berry, Jr.
发明人： Robert W. Berry, Jr.
IPC分类号： E21B19/18 , B23P19/04 , B60P1/02
CPC分类号： E21B19/18 , Y10T29/49826
摘要： In order to install a heavy cutterhead upon a box hole boring machine, within the confined working space available in underground mining operations, the cutterhead is placed upon a wheeled dolly having a central opening through which the attachment stem of the cutterhead depends downwardly, a temporary bridge including a pair of rails is rested upon the top of the machine frame, and the dolly with cutterhead supported thereon is moved along the bridge to a position where the cutterhead can be attached to the machine. The vertical drive of the machine is then utilized to lift the cutterhead, and the dolly and temporary bridge are removed.
摘要翻译：为了在箱孔钻孔机上安装一个重的刀架，在地下采矿作业中可用的密闭工作空间内，刀盘放置在一个带有中心开口的轮式小车上，刀架的附件杆通过该中心开口向下，临时包括一对轨道的桥梁搁置在机架的顶部，并且支撑在其上的刀架的台车沿着桥移动到刀盘可以附接到机器的位置。然后利用机器的垂直驱动来抬起刀架，并移除小车和临时桥。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式