会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 13. 发明申请
    • SEMICONDUCTOR NANOWIRE SENSOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
    • 半导体纳米传感器器件及其制造方法
    • US20100270530A1
    • 2010-10-28
    • US12682571
    • 2008-07-24
    • Chan Woo ParkChang Geun AhnJong Heon YangIn Book BaekChil Seong AhHan Young YuAn Soon KimTae Youb KimMoon Gyu JangMyung Sim Jun
    • Chan Woo ParkChang Geun AhnJong Heon YangIn Book BaekChil Seong AhHan Young YuAn Soon KimTae Youb KimMoon Gyu JangMyung Sim Jun
    • H01L29/775H01L21/336
    • H01L29/0665B82Y10/00B82Y15/00H01L29/0673H01L29/78696
    • A method for manufacturing a biosensor device is provided. The method involves forming a silicon nanowire channel with a line width of several nanometers to several tens of nanometers using a typical photolithography process, and using the channel to manufacture a semiconductor nanowire sensor device. The method includes etching a first conductivity-type single crystalline silicon layer which is a top layer of a Silicon-On-Insulator (SOI) substrate to form a first conductivity-type single crystalline silicon line pattern, doping both sidewalls of the first conductivity-type single crystalline silicon line pattern with impurities of a second conductivity-type opposite to the first conductivity-type to form a second conductivity-type channel, forming second conductivity-type pads for forming electrodes at both ends of the first conductivity-type single crystalline silicon line pattern, forming, in an undoped region of the first conductivity-type single crystalline silicon line pattern, a first electrode for applying a reverse-bias voltage to insulate the first conductivity-type single crystalline silicon line pattern and the second conductivity-type channel from each other, and forming second electrodes for applying a bias voltage across the second conductivity-type channel on the second conductivity-type pad.
    • 提供一种制造生物传感器装置的方法。 该方法包括使用典型的光刻工艺形成线宽为几纳米至几十纳米的硅纳米线通道,并使用该通道制造半导体纳米线传感器装置。 该方法包括蚀刻作为绝缘体上硅(SOI)衬底的顶层的第一导电型单晶硅层,以形成第一导电型单晶硅线图案,掺杂第一导电型单晶硅线阵列的两个侧壁, 形成具有与第一导电类型相反的第二导电类型的杂质的单晶硅线图案,以形成第二导电型沟道,形成用于在第一导电型单晶的两端形成电极的第二导电型焊盘 硅线图案,在第一导电型单晶硅线图案的未掺杂区域中形成第一电极,用于施加反向偏置电压以使第一导电型单晶硅线图案和第二导电型 并且形成用于在第二导通型通道上施加偏置电压的第二电极 导电型垫。