专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20140036381A1 IMPLEMENTING TRACK FOLLOWING USING DATA CHARACTERISTICS FOR POSITIONAL INFORMATION 有权
标题翻译：使用数据特征实现位置信息的跟踪
公开(公告)号：US20140036381A1
公开(公告)日：2014-02-06
申请号：US13566772
申请日：2012-08-03
申请人： Richard Michael Brockie , Richard Leo Galbraith , Petrus Antonius Van Der Heijden , Roger William Wood
发明人： Richard Michael Brockie , Richard Leo Galbraith , Petrus Antonius Van Der Heijden , Roger William Wood
IPC分类号： G11B5/09
CPC分类号： G11B5/59644 , G11B5/012 , G11B5/5582 , G11B5/59627 , G11B20/10009
摘要： A method, apparatus and a data storage device are provided for implementing track following and data recovery with readback of shingled data written in overlapping shingled data tracks on a recordable surface of a storage device. Positional information is identified with data readback of shingled data written in overlapping shingled data tracks. The identified positional information is used to selectively modify at least one predefined channel parameter, for example, to provide enhanced track following and enhanced data recovery.
摘要翻译：提供了一种方法，装置和数据存储装置，用于通过对存储装置的可记录表面上的重叠带状数据轨迹中写入的带状数据进行回读来实现跟踪跟踪和数据恢复。使用以重叠的带状数据轨道写入的带状数据的数据回读来识别位置信息。所识别的位置信息用于选择性地修改至少一个预定义的信道参数，例如，以提供增强的跟踪跟踪和增强的数据恢复。

2. 发明授权

US08902534B2 Implementing track following using data characteristics for positional information 有权
标题翻译：使用位置信息的数据特征实现跟踪
公开(公告)号：US08902534B2
公开(公告)日：2014-12-02
申请号：US13566772
申请日：2012-08-03
申请人： Richard Michael Brockie , Richard Leo Galbraith , Petrus Antonius Van Der Heijden , Roger William Wood
发明人： Richard Michael Brockie , Richard Leo Galbraith , Petrus Antonius Van Der Heijden , Roger William Wood
IPC分类号： G11B21/02
CPC分类号： G11B5/59644 , G11B5/012 , G11B5/5582 , G11B5/59627 , G11B20/10009
摘要： A method, apparatus and a data storage device are provided for implementing track following and data recovery with readback of shingled data written in overlapping shingled data tracks on a recordable surface of a storage device. Positional information is identified with data readback of shingled data written in overlapping shingled data tracks. The identified positional information is used to selectively modify at least one predefined channel parameter, for example, to provide enhanced track following and enhanced data recovery.
摘要翻译：提供了一种方法，装置和数据存储装置，用于通过对存储装置的可记录表面上的重叠带状数据轨迹中写入的带状数据进行回读来实现跟踪跟踪和数据恢复。使用以重叠的带状数据轨道写入的带状数据的数据回读来识别位置信息。所识别的位置信息用于选择性地修改至少一个预定义的信道参数，例如，以提供增强的跟踪跟踪和增强的数据恢复。

3. 发明授权

US08422296B2 Early detection of degradation in NAND flash memory 失效
标题翻译：早期检测NAND闪存中的劣化
公开(公告)号：US08422296B2
公开(公告)日：2013-04-16
申请号：US12930016
申请日：2010-12-22
申请人： Luiz M. Franca-Neto , Richard Leo Galbraith , Travis Roger Oenning
发明人： Luiz M. Franca-Neto , Richard Leo Galbraith , Travis Roger Oenning
IPC分类号： G11C11/34
CPC分类号： G11C16/3495
摘要： Techniques for early detection of degradation in NAND Flash memories by measuring the dispersion of the threshold voltages (VT's), of a set (e.g. page) of NAND Flash memory cells during read operations are described. In an embodiment of the invention the time-to-completion (TTC) values for the read operation for the memory cells are used as a proxy for dispersion of the threshold voltages (VT's). A Dispersion Analyzer determines the dispersion of the set of TTC values. In one embodiment the delta between the maximum and minimum TTC values is used as the dispersion measurement. If the measured TTC dispersion differs by more than a selected amount from a reference dispersion value, a warning signal is provided to indicate that the page of memory has degraded. The warning signal can be used to take appropriate action such as moving the data to a new page.
摘要翻译：描述了在读取操作期间通过测量NAND闪存单元组（例如页面）的阈值电压（VT）的偏差来早期检测NAND闪存中的劣化的技术。在本发明的一个实施例中，用于存储器单元的读取操作的完成时间（TTC）值用作阈值电压（VT）的色散的代理。色散分析仪确定一组TTC值的色散。在一个实施例中，使用最大和最小TTC值之间的差值作为色散测量。如果测量的TTC色散比参考色散值差多于选定量，则提供警告信号以指示存储器页面已经劣化。警告信号可用于采取适当措施，例如将数据移动到新页面。

4. 发明授权

US08300342B2 Multi-bit phase alignment for synchronization mark pattern matching 有权
标题翻译：用于同步标记模式匹配的多位相位对齐
公开(公告)号：US08300342B2
公开(公告)日：2012-10-30
申请号：US12150814
申请日：2008-04-30
申请人： Richard Leo Galbraith , Weldon Mark Hanson , Travis Roger Oenning , Todd Carter Truax
发明人： Richard Leo Galbraith , Weldon Mark Hanson , Travis Roger Oenning , Todd Carter Truax
IPC分类号： G11B5/09 , H04L27/06
CPC分类号： G11B20/10009 , G11B20/10027 , G11B20/10046 , G11B20/10055 , G11B20/10194 , G11B20/10212 , G11B20/10222 , G11B20/10296 , G11B20/14 , G11B2020/1287 , G11B2020/1476 , G11B2220/2516
摘要： Embodiments of the present invention relate to the detection of synchronization marks in data storage and retrieval. To detect a synchronization mark, embodiments of the present invention require both pattern matching and proper phase alignment, following a repeating synchronization field. According to one particular embodiment, proper phase alignment following a repeated four bit synchronization field, is utilized in conjunction with pattern matching, to identify a synchronization mark. By allowing a synchronization mark to be identified only with proper phase alignment at the earliest possible occurrence of the synchronization mark, accuracy of synchronization mark detection may be improved.
摘要翻译：本发明的实施例涉及数据存储和检索中的同步标记的检测。为了检测同步标记，在重复的同步字段之后，本发明的实施例需要模式匹配和适当的相位对准。根据一个特定实施例，在重复的四位同步字段之后的适当的相位对准与模式匹配结合使用以识别同步标记。通过允许在同步标记的最早可能出现的情况下仅通过适当的相位对准来识别同步标记，可以提高同步标记检测的精度。

5. 发明授权

US07733591B2 Data storage device with data recovery process using fixed phase clocking for analog-to-digital conversion 失效
标题翻译：具有数据恢复过程的数据存储设备使用固定相位时钟进行模数转换
公开(公告)号：US07733591B2
公开(公告)日：2010-06-08
申请号：US11641322
申请日：2006-12-18
申请人： Kraig Bottemiller , Richard Leo Galbraith , Weldon Mark Hanson , Travis Roger Oenning , Michael Joseph Ross , Fuminori Sai
发明人： Kraig Bottemiller , Richard Leo Galbraith , Weldon Mark Hanson , Travis Roger Oenning , Michael Joseph Ross , Fuminori Sai
IPC分类号： G11B5/09 , G11B15/52 , G11B19/02 , G11B5/02 , G11B20/18
CPC分类号： G11B5/09 , G11B20/10055 , G11B20/10222 , G11B20/10481 , G11B20/10527 , G11B20/1403 , G11B2020/1062
摘要： The invention includes apparatus and methods that allow a data storage device perform an enhanced data recovery procedure (DRP) that includes obtaining a new digital sampling of the voltages for the failing unit of data by re-reading the analog signal and converting it to digital form using an analog-to-digital conversion (ADC) using a fixed phase clock signal. The data samples are re-interpolated using a programmable delay line. The digital values representing the voltages are stored a buffer so that the data can be processed repeatedly using varying parameters as part of the data recovery procedure. Optionally the samples stored in the buffer can be processed in the reverse direction (from end of sector to beginning of sector) without requiring modification of the standard Viterbi detector since it inherently works on data processed in either direction.
摘要翻译：本发明包括允许数据存储设备执行增强型数据恢复过程（DRP）的装置和方法，其包括通过重新读取模拟信号并将其转换为数字形式来获得用于数据故障单元的电压的新数字采样使用固定相位时钟信号的模数转换（ADC）。使用可编程延迟线重新插值数据采样。表示电压的数字值被存储在缓冲器中，使得可以使用变化的参数重复处理数据，作为数据恢复过程的一部分。可选地，存储在缓冲器中的样本可以在相反方向（从扇区的结束到扇区的开始）进行处理，而不需要修改标准维特比检测器，因为它固有地对在任一方向上处理的数据进行工作。

6. 发明申请

US20090235142A1 Systems Using Low Density Parity Check Codes For Correcting Errors 有权
标题翻译：使用低密度奇偶校验码纠正错误的系统
公开(公告)号：US20090235142A1
公开(公告)日：2009-09-17
申请号：US12046108
申请日：2008-03-11
申请人： Richard Leo Galbraith , Bruce Alexander Wilson , Travis Roger Oenning , Mario Blaum , Ksenija Lakovic , Ivana Djurdjevic
发明人： Richard Leo Galbraith , Bruce Alexander Wilson , Travis Roger Oenning , Mario Blaum , Ksenija Lakovic , Ivana Djurdjevic
IPC分类号： H03M13/11 , G06F11/10
CPC分类号： H03M13/1111 , G11B20/18
摘要： A system corrects errors in a bit stream. The system includes an encoder and a decoder. The encoder encodes the bit stream using a low density parity check code by inserting parity check bits into the bit stream to generate codewords. The decoder decodes the codewords using parity check equations that are based on the low density parity check code. The parity check bits may comprise no more than four percent of the bits in the codewords of the low density parity check code. The low density parity check code can have a minimum separation of at least 7 between any two ones in each row of a parity-check matrix that is based on the low density parity check code. The encoder and the decoder can be defined in hardware using logic circuits that are interconnected to implement a trellis based on the low density parity check code.
摘要翻译：系统校正位流中的错误。该系统包括编码器和解码器。编码器使用低密度奇偶校验码将奇偶校验位插入比特流来编码比特流以产生码字。解码器使用基于低密度奇偶校验码的奇偶校验等式来解码码字。奇偶校验位可以包括不超过低密度奇偶校验码的码字中的比特的百分之四。低密度奇偶校验码可以在基于低密度奇偶校验码的奇偶校验矩阵的每行中的任何两个之间具有至少7的最小间隔。编码器和解码器可以使用互连的逻辑电路在硬件中定义，以实现基于低密度奇偶校验码的网格。

7. 发明申请

US20090006930A1 Techniques For Generating Bit Reliability Information In The Post Processor 有权
标题翻译：在后处理器中生成位可靠性信息的技术
公开(公告)号：US20090006930A1
公开(公告)日：2009-01-01
申请号：US11771226
申请日：2007-06-29
申请人： Ivana Djurdjevic , Richard Leo Galbraith , Bruce Alexander Wilson , Yuan Xing Lee , Travis Roger Oenning , Mario Blaum , Ksenija Lakovic , Zongwang Li
发明人： Ivana Djurdjevic , Richard Leo Galbraith , Bruce Alexander Wilson , Yuan Xing Lee , Travis Roger Oenning , Mario Blaum , Ksenija Lakovic , Zongwang Li
IPC分类号： H03M13/00
CPC分类号： H03M13/45 , H03M13/11 , H03M13/41 , H03M13/43 , H03M13/6575 , H04L1/005
摘要： A detector generates a detected sequence, and a post processor generates probability values that indicate the likelihood of a plurality of error events in the detected sequence. The post processor partitions the values into first and second subsets. The post processor selects a first most likely value from the first subset of the values and a second most likely value from the second subset of the values. The post processor generates a bit reliability based on the first and the second most likely values.
摘要翻译：检测器产生检测到的序列，并且后处理器产生指示检测到的序列中的多个错误事件的可能性的概率值。后处理器将值分为第一和第二子集。后处理器从值的第一子集中选择第一最可能的值，并从值的第二子集中选择第二最有可能的值。后处理器基于第一和第二最有可能的值产生位可靠性。

8. 发明申请

US20080244359A1 Techniques For Correcting Errors Using Iterative Decoding 有权
标题翻译：使用迭代解码校正错误的技术
公开(公告)号：US20080244359A1
公开(公告)日：2008-10-02
申请号：US11694676
申请日：2007-03-30
申请人： Zongwang Li , Yuan Xing Lee , Richard Leo Galbraith , Ivana Djurdjevic , Travis Roger Oenning
发明人： Zongwang Li , Yuan Xing Lee , Richard Leo Galbraith , Ivana Djurdjevic , Travis Roger Oenning
IPC分类号： H03M13/00
CPC分类号： H03M13/112 , H03M13/1102 , H03M13/1117 , H03M13/1128 , H03M13/1515 , H03M13/2966 , H03M13/2975 , H03M13/2987 , H03M13/6331 , H03M13/658 , H04L1/005 , H04L1/0057
摘要： Techniques are provided for iteratively decoding data recorded on a data storage device. An iterative decoder decodes the data using multiple decoding iterations to correct errors. In multiple iterations of the iterative decoder, a post processing block generates soft information, and a decoder applies a minimum sum decoding algorithm to a low density parity check (LDPC) code to generate extrinsic information based on the soft information and updated soft information.
摘要翻译：提供了用于迭代地解码记录在数据存储设备上的数据的技术。迭代解码器使用多个解码迭代来解码数据以校正错误。在迭代解码器的多次迭代中，后处理块产生软信息，并且解码器将最小和解码算法应用于低密度奇偶校验（LDPC）码，以基于软信息和更新的软信息生成外在信息。

9. 发明授权

US06901119B2 Method and apparatus for implementing soft-input/soft-output iterative detectors/decoders 失效
标题翻译：用于实现软输入/软输出迭代检测器/解码器的方法和装置
公开(公告)号：US06901119B2
公开(公告)日：2005-05-31
申请号：US09792325
申请日：2001-02-22
申请人： Roy Daron Cideciyan , Jonathan Darrel Coker , Ajay Dholakia , Evangelos S. Eleftheriou , Richard Leo Galbraith , Thomas Mittelholzer , David James Stanek
发明人： Roy Daron Cideciyan , Jonathan Darrel Coker , Ajay Dholakia , Evangelos S. Eleftheriou , Richard Leo Galbraith , Thomas Mittelholzer , David James Stanek
IPC分类号： G11B20/10 , G11B20/18 , H03M13/11 , H03M13/41 , H03M13/45 , H04L27/06 , H03D1/00
CPC分类号： H03M13/3905 , G11B20/10046 , G11B20/10055 , G11B20/10212 , G11B20/10287 , G11B20/10296 , G11B20/18 , H03M13/1102 , H03M13/2957 , H03M13/3961 , H03M13/4107 , H03M13/45 , H03M13/6331 , H03M13/6343 , H03M13/6502
摘要： A method and apparatus are provided for implementing soft-input soft-output iterative detectors/decoders. Soft-input information is added directly to incoming channel samples. Input signals comprising the received incoming channel samples with the added soft-input information are detected using a detector trellis. Branch metric terms are transformed to shift all time varying terms with the added soft-input information and some constant terms after an add compare select (ACS) unit. The shifted time varying terms with the added soft-input information and the shifted constant terms are added directly to state metric terms. The soft-input information is added directly to incoming channel samples and the computation of branch metrics is not affected. This allows optimization of a dual-max detector and soft-input soft-output Viterbi detector architectures to minimize hardware complexity and power consumption.
摘要翻译：提供了一种用于实现软输入软输出迭代检测器/解码器的方法和装置。软输入信息直接添加到输入信道样本。使用检测器网格来检测包括所接收的输入信道样本与附加的软输入信息的输入信号。转换分支度量项，以在添加的比较选择（ACS）单元之后用所添加的软输入信息和一些常数项来移位所有时变项。随着添加的软输入信息和移位常数项的移位的时变项直接添加到状态度量项。软输入信息直接添加到输入信道样本，并且分支度量的计算不受影响。这允许优化双最大检测器和软输入软输出维特比检测器架构，以最小化硬件复杂性和功耗。

10. 发明授权

US5708537A Intelligent envelope detector and method for gain control for PRML data and servo channels including polarity detection 失效
标题翻译：智能包络检测器和PRML数据和伺服通道增益控制方法，包括极性检测
公开(公告)号：US5708537A
公开(公告)日：1998-01-13
申请号：US555781
申请日：1995-11-09
申请人： Richard Leo Galbraith , David James Stanek
发明人： Richard Leo Galbraith , David James Stanek
IPC分类号： G11B5/09 , G11B20/10
CPC分类号： G11B20/10055 , G11B20/10009 , G11B5/09
摘要： A method and apparatus are provided for gain adjustment of a signal. A plurality of comparators compare the signal with a plurality of threshold values. An envelope detector coupled to the comparator includes a peak capture function for detecting the amplitude of the signal and a polarity memory for detecting polarity of the signal. A gain control function for setting a gain correction value is responsive to the peak capture function and the polarity memory. Features of the signal gain adjustment method and apparatus of the invention include an intelligent hold of the gain control over both thermal asperities and null gaps in the signal.
摘要翻译：提供了一种用于信号增益调整的方法和装置。多个比较器将信号与多个阈值进行比较。耦合到比较器的包络检测器包括用于检测信号幅度的峰值捕获功能和用于检测信号的极性的极性存储器。用于设置增益校正值的增益控制功能响应于峰值捕获功能和极性存储器。本发明的信号增益调整方法和装置的特征包括对信号中的热粗糙度和空隙的增益控制的智能保持。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式