会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明公开
    • 메모리 장치 및 그것의 분주 클록 보정 방법
    • 存储器装置及其分割时钟补偿方法
    • KR20180034738A
    • 2018-04-05
    • KR20160123276
    • 2016-09-26
    • G11C7/22G11C29/56
    • G11C7/1072G11C7/222H03L7/085H04L7/0037H04L7/08H04L25/0274H04L25/0288
    • 본발명의실시예에따른메모리장치는내부클록생성기, 병렬화기(deserializer), 데이터비교기, 그리고클록컨트롤러를포함할수 있다. 내부클록생성기는호스트로부터수신된클록신호를분주하여서로다른위상을갖는복수의내부클록신호를생성할수 있다. 병렬화기는복수의내부클록신호를기초로호스트로부터수신된직렬(serial) 테스트데이터를복수의내부데이터로병렬화할수 있다. 데이터비교기는복수의내부데이터와기준데이터를비교할수 있다. 클록컨트롤러는데이터비교기의비교결과를기초로내부클록생성기의클록신호의분주시작시점을보정할수 있다.
    • 存储器件包括内部时钟发生器,解串器,数据比较器和时钟控制器。 内部时钟发生器通过划分从主机接收到的时钟信号来产生彼此具有不同相位的多个内部时钟信号。 解串器使用内部时钟信号将从主机接收到的串行测试数据解串为多条内部数据。 数据比较器将参考数据与内部数据进行比较。 时钟控制器基于参考数据和内部数据的比较结果来校正内部时钟发生器的时钟信号的时钟划分开始时间点。
    • 4. 发明公开
    • 고속 신호전송을 위한 신호버퍼 및 이를 구비하는신호라인 구동회로
    • 用于高速信号传输的信号缓冲器和包含该信号的信号线路驱动电路
    • KR1020040013579A
    • 2004-02-14
    • KR1020020046574
    • 2002-08-07
    • 삼성전자주식회사
    • 채무성김치욱서성민
    • G11C7/00
    • H03K5/14H03K5/12H03K19/01721H04L25/0288
    • PURPOSE: A signal buffer for high speed signal transmission and a signal line driving circuit comprising the same are provided for a small chip area to increase a transmission speed of a signal on a signal line. CONSTITUTION: A pull-up driver pulls up an input/output port(D) in response to a control signal. A control circuit generates the above control signal by detecting a rising transition of a signal of the above input/output port in response to a signal of a control port(C). The pull-up driver comprises a PMOS transistor where a power supply voltage is applied to a source and the above control signal is applied to a gate and the above input/output port is connected to a drain.
    • 目的:提供用于高速信号传输的信号缓冲器和包括该信号缓冲器的信号线驱动电路用于小芯片区域以增加信号线上的信号的传输速度。 构成:上拉驱动器根据控制信号拉起输入/输出端口(D)。 控制电路通过响应于控制端口(C)的信号检测上述输入/输出端口的信号的上升转换来产生上述控制信号。 上拉驱动器包括PMOS晶体管,其中电源电压被施加到源极,并且上述控制信号被施加到栅极,并且上述输入/输出端口连接到漏极。
    • 10. 发明公开
    • 전송 선로 구동 회로
    • 传输路径电路
    • KR1020080006635A
    • 2008-01-16
    • KR1020077027687
    • 2006-05-18
    • 가부시키가이샤 아드반테스트
    • 나카무라,타카유키세키노,타카시
    • H04L25/02H04L25/03H04B3/04
    • H04L25/03343H04L25/0288
    • A transmission path driving circuit that can support a high-rate signal transmission and further can perform appropriate loss compensation in accordance with a signal pattern. A transmission path driving circuit (1) comprises a plurality of driver input circuits (20) that serve as signal analyzing means for analyzing the content of the signal pattern of an input signal; a plurality of lowpass filters (30); a plurality of gain adjusting circuits (40); a plurality of adders (50); an adder (52); and a driver output circuit (60) that outputs, in accordance with a signal analysis result, a signal the phase of which has been adjusted in such a direction that cancels the timing deviation caused by a loss occurring when the input signal is transmitted to the transmission path. The output signal from the driver output circuit (60) is transmitted to the transmission path (2).
    • 一种传输路径驱动电路,其可以支持高速率信号传输,并且还可以根据信号模式执行适当的损耗补偿。 传输路径驱动电路(1)包括多个驱动器输入电路(20),用作信号分析装置,用于分析输入信号的信号模式的内容; 多个低通滤波器(30); 多个增益调整电路(40); 多个加法器(50); 加法器(52); 以及驱动器输出电路(60),其根据信号分析结果输出其相位已经被调整的信号,该信号在消除由输入信号被发送到 传输路径。 来自驱动器输出电路(60)的输出信号被发送到传输路径(2)。