会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 10. 发明公开
    • 게이트 구동회로 및 이를 포함하는 표시 장치
    • 闸门驱动电路和显示装置
    • KR1020130028274A
    • 2013-03-19
    • KR1020110091698
    • 2011-09-09
    • 삼성디스플레이 주식회사
    • 김범준허명구이봉준문연규이명섭김규태
    • G09G3/36
    • G09G3/3688G09G3/36G09G3/3677G09G2300/0426G09G2310/0251G09G2310/0291G09G2310/08G11C19/28H03K17/693
    • PURPOSE: A gate driving circuit and a display device including the same are provided to reduce a delay section and to improve a high level of a gate signal by increasing a channel length of at least one transistor connected to a Q node to increase a signal level of the Q node in a boost-up section. CONSTITUTION: A gate output unit includes a plurality of stages. An n-th stage includes a clock terminal, a first input terminal, a second input terminal, a third input terminal, a first voltage terminal, a second voltage terminal, a first output terminal, and a second output terminal. A gate output unit(230) outputs a plurality of gate signals. The n-th stage includes a first transistor. The first transistor outputs a high voltage of a clock signal to a high voltage of the n-th gate signal. A first node control unit controls a signal of a control node and includes at least one transistor with a longer channel length than the channel length of the first transistor. A carry unit(240) outputs the high voltage of the clock signal to an n-th carry signal. A buffer unit(210) includes a fourth transistor. The fourth transistor applies the high voltage of the carry signal to the control node.
    • 目的:提供一种栅极驱动电路和包括该栅极驱动电路的显示装置以减少延迟部分并通过增加连接到Q节点的至少一个晶体管的沟道长度来提高栅极信号的高电平以增加信号电平 的升压部分中的Q节点。 构成:门输出单元包括多个级。 第n级包括时钟端子,第一输入端子,第二输入端子,第三输入端子,第一电压端子,第二电压端子,第一输出端子和第二输出端子。 门输出单元(230)输出多个门信号。 第n级包括第一晶体管。 第一晶体管将时钟信号的高电压输出到第n栅极信号的高电压。 第一节点控制单元控制控制节点的信号,并且包括至少一个具有比第一晶体管的沟道长度更长的沟道长度的晶体管。 进位单元(240)将时钟信号的高电压输出到第n进位信号。 缓冲单元(210)包括第四晶体管。 第四晶体管将进位信号的高电压施加到控制节点。