会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明专利
    • Silicon carbide semiconductor device
    • 硅碳化硅半导体器件
    • JP2014183274A
    • 2014-09-29
    • JP2013058277
    • 2013-03-21
    • Sumitomo Electric Ind Ltd住友電気工業株式会社
    • WADA KEIJISAITO TAKESHIMASUDA TAKEYOSHI
    • H01L29/78H01L29/12
    • H01L29/0661H01L29/045H01L29/0623H01L29/0696H01L29/0878H01L29/1608H01L29/66068H01L29/7397H01L29/78H01L29/7813
    • PROBLEM TO BE SOLVED: To provide a silicon carbide semiconductor device which can inhibit a decrease in withstand voltage.SOLUTION: A silicon carbide semiconductor device 1 comprises: a silicon carbide layer 101; a trench TR which is provided in the silicon carbide layer 101 and includes, in a sectional view, a first corner C1 which is an intersection point between a first sidewall surface SW1 and a bottom BT and a second corner C2 which is an intersection point between a second sidewall surface SW2 and the bottom BT; and a first layer 81 having a second conductivity type region A. The second conductivity type region A, in a sectional view, is arranged so as to pass either of the first corner C1 or the second corner C2 and cross a line 11 parallel with a direction of a silicon carbide crystal which composes the silicon carbide layer 101. When assuming that a total area of a trench at a boundary surface B of the first layer 81 and a second layer 82 is ST and a total area of the second conductivity type region is SP in planar view, a ratio obtained by dividing SP by ST is not less than 20% and not more than 130%.
    • 要解决的问题:提供可以抑制耐电压降低的碳化硅半导体器件。解决方案:碳化硅半导体器件1包括:碳化硅层101; 设置在碳化硅层101中的沟槽TR,其截面图包括作为第一侧壁面SW1和底部BT之间的交点的第一拐角C1和作为第一侧壁面SW1和底部BT之间的交点的第二拐角C2 第二侧壁表面SW2和底部BT; 以及具有第二导电类型区域A的第一层81.在剖面图中,第二导电类型区域A布置成通过第一角C1或第二拐角C2中的任一个,并与 构成碳化硅层101的碳化硅晶体的方向。当假设第一层81和第二层82的边界面B处的沟槽的总面积为ST时,第二层的总面积为 导电类型区域在平面图中为SP,通过将SP除以ST获得的比率不小于20%且不大于130%。
    • 5. 发明专利
    • Silicon carbide semiconductor device
    • 硅碳化硅半导体器件
    • JP2014138048A
    • 2014-07-28
    • JP2013005132
    • 2013-01-16
    • Sumitomo Electric Ind Ltd住友電気工業株式会社
    • WADA KEIJIMASUDA TAKEYOSHIHIYOSHI TORU
    • H01L29/78H01L29/06H01L29/12H01L29/47H01L29/739H01L29/861H01L29/868H01L29/872
    • H01L29/0619H01L29/0615H01L29/0692H01L29/0696H01L29/1608H01L29/6606H01L29/66068H01L29/7395H01L29/7811H01L29/872
    • PROBLEM TO BE SOLVED: To provide a silicon carbide semiconductor device capable of improving a withstanding voltage without excessively reducing an element region.SOLUTION: A silicon carbide semiconductor device 1 comprises a silicon carbide substrate 10. The silicon carbide substrate 10 consists of an element region IR provided with a semiconductor element part 7, and a terminal end region OR surrounding the element region IR in a plan view. The semiconductor element part 7 includes a drift region 12 of a first conductivity type. The terminal end region OR includes: a first electric field alleviation region 2 of a second conductivity type different from the first conductivity type, contacted with the element region IR; and a second electric field alleviation region 3 arranged outside the first electric field alleviation region in a plan view, and having the second conductivity type, and separated from the first electric field alleviation region 2. A ratio obtained by dividing a width W1 of the first electric field alleviation region 2 by a thickness T of the drift region 12 is 0.5 or more and 1.83 or less.
    • 要解决的问题:提供能够提高耐受电压而不会过度减少元件区域的碳化硅半导体器件。解决方案:碳化硅半导体器件1包括碳化硅衬底10.碳化硅衬底10由元件区域 设置有半导体元件部分7的IR以及在平面图中围绕元件区域IR的终端区域OR。 半导体元件部分7包括第一导电类型的漂移区12。 末端区域OR包括:与元件区域IR接触的与第一导电类型不同的第二导电类型的第一电场缓和区域2; 以及第二电场缓和区域3,其在俯视图中配置在第一电场缓和区域的外侧,具有第二导电类型,并与第一电场缓和区域2分离。通过将第一电场缓和区域的宽度W1除以 电场缓和区域2的漂移区域12的厚度T为0.5以上且1.83以下。
    • 6. 发明专利
    • Silicon carbide semiconductor device and method for manufacturing the same
    • 硅碳化硅半导体器件及其制造方法
    • JP2013243180A
    • 2013-12-05
    • JP2012113941
    • 2012-05-18
    • Sumitomo Electric Ind Ltd住友電気工業株式会社
    • WADA KEIJIMASUDA TAKEYOSHIHIYOSHI TORU
    • H01L29/78H01L21/336H01L29/12
    • H01L29/7827H01L29/045H01L29/1608H01L29/66068H01L29/66477H01L29/7397
    • PROBLEM TO BE SOLVED: To easily form an electric field relaxation structure for improving withstand voltage.SOLUTION: A first layer 121 has a first conductivity type. A second layer 122 is provided on the first layer 121 and has a second conductivity type. A third layer 123 is provided on the second layer 122, separated from the first layer 121 by the second layer 122, and has the first conductivity type. A trench TR reaches the first layer 121 through the third layer 123 and the second layer 122. The first layer 121 includes a relaxation region 121R sandwiching a gate insulating film 201 between itself and a gate electrode 202. The relaxation region 121R is added with a first impurity for imparting the first conductivity type. The relaxation region 121R is also added with a second impurity for imparting the second conductivity type at a lower concentration than the first impurity.
    • 要解决的问题:为了容易地形成用于提高耐电压的电场弛豫结构。解决方案:第一层121具有第一导电类型。 第二层122设置在第一层121上并具有第二导电类型。 第三层123设置在第二层122上,通过第二层122与第一层121分离,并具有第一导电类型。 沟槽TR通过第三层123和第二层122到达第一层121.第一层121包括在其自身与栅极电极202之间夹着栅极绝缘膜201的弛豫区域121R。松弛区域121R添加有 用于赋予第一导电类型的第一杂质。 松弛区域121R还添加有第二杂质,以使第二导电类型的浓度低于第一杂质。