会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 7. 发明专利
    • Apparatus and method for coding/decoding block low density parity check code in mobile communication system
    • 移动通信系统中编码/解码块低密度奇偶校验码的装置和方法
    • JP2008172824A
    • 2008-07-24
    • JP2008044898
    • 2008-02-26
    • Samsung Electronics Co Ltdサムスン エレクトロニクス カンパニー リミテッド
    • KYUNG GYU-BUMJEONG HONG-SILKIM JAE-YOELPARK SUNG-EUNYANG KYEONG-CHEOLMYUNG SE-HO
    • H03M13/19H04L1/00H03M13/11H03M13/27
    • H03M13/1105H03M13/1102H03M13/1151H03M13/1162H03M13/1171H03M13/118H03M13/1185H03M13/1188H03M13/1194
    • PROBLEM TO BE SOLVED: To provide an apparatus and method for coding/decoding an LDPC (low-density parity check) code with a maximized error correction capability in a mobile communication system. SOLUTION: The apparatus for decoding an LDPC code includes a variable node decoder for connecting variable nodes, according to a weight of each column constituting the parity check matrix and detecting probability values of a received signal; a first adder for subtracting a previous signal from a signal output from the variable node decoder; a deinterleaver for deinterleaving a signal output from the first adder, a check node decoder for detecting probability values of a signal output from the deinterleaver; a second adder for subtracting a signal output from the deinterleaver from a signal output from the check node decoder; an interleaver for interleaving a signal output from the second adder and outputting the interleaved signal to the variable node decoder and the first adder; and a controller for generating the parity check matrix and controlling the deinterleaving technique and the interleaving technique according to the parity check matrix. COPYRIGHT: (C)2008,JPO&INPIT
    • 解决的问题:提供一种用于在移动通信系统中以最大化的纠错能力对LDPC(低密度奇偶校验)码进行编码/解码的装置和方法。 解码方法:根据构成奇偶校验矩阵的每列的权重和检测接收信号的概率值,用于解码LDPC码的装置包括用于连接可变节点的可变节点解码器; 第一加法器,用于从可变节点解码器输出的信号中减去前一信号; 去交织器,用于对从第一加法器输出的信号进行解交错;校验节点解码器,用于检测从解交织器输出的信号的概率值; 第二加法器,用于从从所述校验节点解码器输出的信号中减去从所述解交织器输出的信号; 交织器,用于交织从第二加法器输出的信号,并将交织的信号输出到可变节点解码器和第一加法器; 以及用于产生奇偶校验矩阵并根据奇偶校验矩阵控制解交织技术和交织技术的控制器。 版权所有(C)2008,JPO&INPIT