专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JPH0654286A ELECTRONIC STILL CAMERA 失效
公开(公告)号：JPH0654286A
公开(公告)日：1994-02-25
申请号：JP22496992
申请日：1992-07-31
申请人： SONY CORP
发明人： KATO SHINICHI , SASAKI TADAO , MOGI YOSHIAKI , TSUCHIYA TAKAHISA , IDO YASUO , SHIMURA MINORU , MARUKAWA KAZUYUKI
IPC分类号： H04N5/232 , H04N5/91 , H04N5/92 , H04N101/00
摘要： PURPOSE:To record a picture with a compression rate corresponding to an object without missing a shutter chance by compressing picture data with plural different compression rates to record it just after release and erasing unnecessary recorded picture data. CONSTITUTION:The picture photoelectrically converted by a solid-state image pickup element 2 is subjected to signal processing by a signal processing circuit 3 and is converted to digital picture data by an A/D converter 4 and is written in a primary memory 5. This picture data is compressed with plural different compression rates through a compressing circuit 6 and is recorded as compressed picture data on a memory card 7. Compressed picture data recorded on the memory card is read out as required and is expanded in accordance with compression rate by an expanding circuit 8, and obtained picture data passes the primary memory 5 and is converted by a D/A converter 9 and is projected on an electronic view finder 11 through a switching circuit 10. Unnecessary picture data is erased, and only picture data of the compression rate corresponding to the object is recorded.

2. 发明专利

JPH08293791A ANALOG/DIGITAL CONVERTER 失效
公开(公告)号：JPH08293791A
公开(公告)日：1996-11-05
申请号：JP9663195
申请日：1995-04-21
申请人： SONY CORP
发明人： SAIJO KAZUYUKI , MOGI YOSHIAKI
IPC分类号： G06F3/05 , H03M1/12 , H03M1/46
摘要： PURPOSE: To suppress power consumption through a simple configuration by subjecting the operation of an analog/digital converting means to stop control, making a conversion finish signal an input signal. CONSTITUTION: On the input of a conversion instruction signal, power is supplied from a control means 7 to the analog/digital converting means 12 and a conversion finish detecting means 11, and the digital signal converting operation of an input analog signal in the analog/digital converting means 12 is started. When it is detected by the conversion finish detecting means 11 that this digital signal converting operation is finished, the conversion finish signal is outputted from this conversion finish detecting means 11. Then, at the control means 7, power supply to the analog/digital converting means 12 and the conversion finish detecting means 11 is stopped by the conversion finish signal. Thus, only at the time of the digital signal converting operation, the power is supplied to the analog/digital converting means 12 and the conversion finish detecting means 11. Accordingly, the low power consumption of a circuit can be attained.

3. 发明专利

JPH06314176A RECORDING DEVICE AND REPRODUCING DEVICE FOR DIGITAL DATA 失效
公开(公告)号：JPH06314176A
公开(公告)日：1994-11-08
申请号：JP12552293
申请日：1993-04-28
申请人： SONY CORP
发明人： MOGI YOSHIAKI
IPC分类号： G06F3/06 , G11B20/10 , H04N5/225
摘要： PURPOSE:To prevent recorded data from being miserased and leaked to a 3rd party. CONSTITUTION:An erasure inhibition signal adding circuit provided in a recording signal processing circuit 8 adds an erasure inhibition signal to the data and a reproduction inhibition signal adding circuit provided in a reproduced signal processing circuit 10 adds a reproduction inhibition signal. When the data are erased, an erasure inhibition signal detecting circuit provided in the recording signal processing circuit 8 detects the erasure inhibition signal and when it is detected, the data are inhibited from being erased. When the data are reproduced, a reproduction inhibition signal detecting circuit provided in the reproduced signal processing circuit 10 detects the reproduction inhibition signal and when it is detected, the data are inhibited from being reproduced.

4. 发明专利

JPH0686128A ELECTRONIC STILL CAMERA 失效
公开(公告)号：JPH0686128A
公开(公告)日：1994-03-25
申请号：JP25560092
申请日：1992-08-31
申请人： SONY CORP
发明人： TSUCHIYA TAKAHISA , KATO SHINICHI , SASAKI TADAO , MOGI YOSHIAKI , IDO YASUO , SHIMURA MINORU , MARUKAWA KAZUYUKI
IPC分类号： H04N5/225 , H04N5/781 , H04N5/907
摘要： PURPOSE:To avoid troublesome classification and edit by selecting a recording medium to be recorded in response to an image pickup distance or an image pickup mode. CONSTITUTION:When a shutter is operated, a camera control circuit 35 detects it and decides a lens position and magnification to be focused in this case and drives a lens and calculates the image pickup distance based on the lens position and magnification simultaneously. Moreover, in the manual focus state, the image pickup distance is calculated based on the lens position and magnification. Then a recorded IC card 2 is selected depending on the distance. That is, the content of the image pickup picture is estimated depending on the image pickup distance and the recorded IC card 2 is selected depending on the image pickup distance, then picture data classified based on the content of the pickup picture are recorded on plural IC cards 2 loaded in the electronic still camera 1.

5. 发明专利

JPH0678262A ELECTRONIC STILL CAMERA 失效
公开(公告)号：JPH0678262A
公开(公告)日：1994-03-18
申请号：JP25067192
申请日：1992-08-25
申请人： SONY CORP
发明人： SASAKI TADAO , MOGI YOSHIAKI , KATO SHINICHI , TSUCHIYA TAKAHISA , IDO YASUO , SHIMURA MINORU , MARUKAWA KAZUYUKI
IPC分类号： H04N5/225 , H04N5/765 , H04N5/907 , H04N5/91
摘要： PURPOSE:To obtain a still camera able to implement consecutive shots by fetching intermittently picture data to a memory circuit, storing plural picked-up pictures in a memory circuit and recording the picture on a recording medium. CONSTITUTION:When the mode is set to the 2nd operating mode, a memory control circuit 10 outputs address data to a frame memory 8 while incrementing the data. That is, the address data are outputted while being incremented at an interval of one picture element in the horizontal direction of an image pickup picture and at an interval of one line in the vertical direction, and then the consecutive picture data are interleaved sequentially and the picture data by one frame are stored in the frame memory 8. In this case, the picked-up picture by one frame is stored in a 1/4 area of the frame memory 8. When the capacity of the frame memory 8 is fully occupied, the stored picture data are outputted to a compression circuit 12. Thus, the four picked-up pictures are consecutively fetched till the capacity of the frame memory 8 is fully occupied and then the consecutive shots are implemented as required.

6. 发明专利

JP2005210557A Output circuit, output method and semiconductor device 审中-公开
标题翻译：输出电路，输出方法和半导体器件
公开(公告)号：JP2005210557A
公开(公告)日：2005-08-04
申请号：JP2004016565
申请日：2004-01-26
申请人： Sony Corp , Sony Ericsson Mobilecommunications Japan Inc , ソニー・エリクソン・モバイルコミュニケーションズ株式会社 , ソニー株式会社
发明人： TSUCHIYAMA TOMONORI , MOGI YOSHIAKI
IPC分类号： H03K19/0175
摘要： PROBLEM TO BE SOLVED: To change the form of output, by operating a switch under control of a non-volatile memory and selecting a terminal connected to a gate in an output transistor from an input signal, a maximum potential, and a minimum potential.
SOLUTION: A non-volatile memory 11, a first switch S1 controlled by the non-volatile memory 11, a second switch S2 controlled by the non-volatile memory 11, a p-channel output transistor Tr1, to which an input signal PreOUT or a minimum potential VDD is entered, through the first switch S1 controlled by the non-volatile memory 11, and an n-channel output transistor Tr1, to which the input signal PreOUT or a minimum potential GND is entered, through the second switch S2 controlled by the non-volatile memory 11 are provided.
COPYRIGHT: (C)2005,JPO&NCIPI
摘要翻译：要解决的问题：通过在非易失性存储器的控制下操作开关并且从输入信号，最大电位和输入信号中选择连接到输出晶体管中的栅极的端子来改变输出的形式最小潜力解决方案：非易失性存储器11，由非易失性存储器11控制的第一开关S1，由非易失性存储器11控制的第二开关S2，p沟道输出晶体管Tr1，输入通过由非易失性存储器11控制的第一开关S1和输入输入信号PreOUT或最小电位GND的n沟道输出晶体管Tr1通过第二个输入信号PreOUT或最小电位VDD进入提供由非易失性存储器11控制的开关S2。版权所有（C）2005，JPO＆NCIPI

7. 发明专利

JPH09223959A FREQUENCY DIVIDER CIRCUIT 失效
公开(公告)号：JPH09223959A
公开(公告)日：1997-08-26
申请号：JP2821896
申请日：1996-02-15
申请人： SONY CORP
发明人： MOGI YOSHIAKI
IPC分类号： G06F7/68 , H03K23/68
摘要： PROBLEM TO BE SOLVED: To facilitate IC making and to miniaturize a circuit by constituting a frequency divider circuit just by a digital circuit without using a PLL. SOLUTION: The difference of the denominator and numerator of a frequency division ratio is stored in a register a25 and the numerator of the frequency division ratio is stored in the register b26. A flip-flop 29 stores the output of a computing element 28 at the fall of reference clock signals inputted from a frequency divided signal input terminal 33 and the value of the flip-flop 29 is simultaneously outputted. A comparator 30 compares the sizes of the output of the register a25 and the output of the flip-flop 29 and outputs true ('1') in the case of (register a) > (flip-flop) and false ('0') in the case of (register 1)

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式