会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • Differential circuit
    • 差分电路
    • JP2008092266A
    • 2008-04-17
    • JP2006270690
    • 2006-10-02
    • Nec Electronics CorpNecエレクトロニクス株式会社
    • KIMURA KATSUHARU
    • H03F3/45H03F1/32
    • H03F3/45197H03F1/3211H03F3/45183H03F3/45188H03F3/45632H03F2203/45024H03F2203/45062H03F2203/45318H03F2203/45352H03F2203/45354H03F2203/45356H03F2203/45366H03F2203/45454H03F2203/45471H03F2203/45644H03F2203/45648H03F2203/45652
    • PROBLEM TO BE SOLVED: To provide an OTA circuit which has high linearity with its circuit scale reduced and achieves high output current efficiency. SOLUTION: The OTA circuit comprises a first pair of transistors (M1, M2) to which a differential input signal is applied, a second pair of transistors (M3, M4) to which a common-mode voltage of the differential input signal is applied and which are parallel-connected to an output of the first pair of the transistors (M1, M2) and further whose sources are connected to each other, a third pair of transistors (M5, M6) to which the differential input signal is applied and which are cascade-connected to the second pair of the transistors (M3, M4), and a fourth pair of transistors (M5, M6) to which the differential input signal is applied and which are cascade-connected to the third pair of the transistors (M5, M8) so that input signals input to gates of the pair transistors (M7, M8) are allowed to be mutually reverse in phase. Then, common sources of the first and fourth pairs of transistors (M1, M2, M7, M8) are driven by a constant-current power supply I 0 . COPYRIGHT: (C)2008,JPO&INPIT
    • 要解决的问题:提供一种具有高线性度的OTA电路,其电路规模缩小并实现高输出电流效率。 解决方案:OTA电路包括施加差分输入信号的第一对晶体管(M1,M2),第二对晶体管(M3,M4),差分输入信号的共模电压 并且其并联连接到第一对晶体管(M1,M2)的输出,并且其源极彼此连接;第三对晶体管(M5,M6),差分输入信号为 并且与第二对晶体管(M3,M4)级联连接,并且第四对晶体管(M5,M6)被施加到差分输入信号并与第三对 晶体管(M5,M8)使得输入到对晶体管(M7,M8)的栅极的输入信号被允许相位相反。 然后,第一和第四对晶体管(M1,M2,M7,M8)的公共源由恒流电源I 0 驱动。 版权所有(C)2008,JPO&INPIT
    • 2. 发明专利
    • Phase-shift circuit
    • 相移电路
    • JP2008078995A
    • 2008-04-03
    • JP2006255763
    • 2006-09-21
    • Nec Electronics CorpNecエレクトロニクス株式会社
    • KIMURA KATSUHARU
    • H03H11/16H03H11/04H03H11/22H03L7/00
    • H03H11/16H03L7/0812H03L7/085H03L7/093
    • PROBLEM TO BE SOLVED: To provide a phase shifting circuit which always controls a phase shift amount constant, reduces an influence in fluctuation of supply voltage, etc. and reduces an influence of element variation. SOLUTION: The phase shifting circuit has a PLL loop in which a reference frequency signal is input, distributed into two, one signal becomes one input of a phase comparator 102, the other signal becomes the other input of the phase comparator 102 after its phase is shifted via a phase shifter 101, output of the phase comparator 102 is input in one input terminal of a differential amplifier 104 via a loop filter (LPF) 103 and the phase shift amount of the phase shifter 101 is controlled by an output signal of the differential amplifier 104 and the phase shift amount in the phase shifter 101 is determined by reference voltage impressed to the other input terminal of the differential amplifier 104. COPYRIGHT: (C)2008,JPO&INPIT
    • 要解决的问题:为了提供总是控制相移量常数的移相电路,减少电源电压波动的影响等,并且减小元件变化的影响。 解决方案:移相电路具有PLL环路,其中输入参考频率信号,分配到两个信号中,一个信号变为相位比较器102的一个输入,另一个信号在相位比较器102的另一个输入之后变为相位比较器102的另一个输入 其相位通过移相器101移位,相位比较器102的输出经由环路滤波器(LPF)103输入到差分放大器104的一个输入端,并且移相器101的相移量由输出 差分放大器104的信号和移相器101中的相移量由施加到差分放大器104的另一输入端的参考电压确定。(C)2008,JPO和INPIT
    • 3. 发明专利
    • Reference voltage circuit driven by nonlinear current mirror circuit
    • 参考电压由非线性电流反向电路驱动
    • JP2007200234A
    • 2007-08-09
    • JP2006020995
    • 2006-01-30
    • Nec Electronics CorpNecエレクトロニクス株式会社
    • KIMURA KATSUHARU
    • G05F3/26
    • G05F3/262
    • PROBLEM TO BE SOLVED: To realize a reference voltage circuit for outputting an arbitrary reference voltage, which has a small temperature characteristic, and operates from a low voltage, with a small chip area.
      SOLUTION: The circuit has: a control means (AP1) making control so as to make a divided voltage (VA) outputted from a first current-voltage conversion circuit having a MOS transistor (M5) and voltage dividing resistors (R2, R3) diode-connected to one another and a divided pressure voltage (VB) outputted from a second current-voltage conversion circuit having a MOS transistor (M6) and voltage dividing resistors (R4, R5) diode-connected to one another, equal to each other; a first current mirror circuit (M1, M2) having a nonlinear input/output characteristic and supplying currents I1, I2 to the first and the second current-voltage conversion circuits, respectively; a second mirror circuit (M1, M3) having a linear input/output characteristic outputting a current proportional to the current I1 supplied to the first current-voltage conversion circuit; and a third mirror circuit (M2, M4) having a linear input/output characteristic outputting a current proportional to the current I2 supplied to the second current-voltage conversion circuits. A current I3 obtained by adding the output currents from the second and the third current mirror circuits is converted into a voltage VREF through a third current-voltage conversion circuit (R7).
      COPYRIGHT: (C)2007,JPO&INPIT
    • 要解决的问题:实现用于输出具有小的温度特性的任意参考电压的参考电压电路,并且以小的芯片面积从低电压操作。 解决方案:电路具有:控制装置(AP1)进行控制,以便从具有MOS晶体管(M5)的第一电流 - 电压转换电路和分压电阻(R2,R2)输出的分压(VA) R3)和从具有MOS晶体管(M6)和二极管彼此连接的分压电阻(R4,R5)的第二电流电压转换电路输出的分压电压(VB)等于 彼此; 具有非线性输入/输出特性的第一电流镜电路(M1,M2),分别向第一和第二电流 - 电压转换电路提供电流I1,I2; 具有输出与提供给第一电流 - 电压转换电路的电流I1成比例的电流的线性输入/输出特性的第二镜像电路(M1,M3) 以及具有输出与提供给第二电流 - 电压转换电路的电流I2成比例的电流的线性输入/输出特性的第三镜电路(M2,M4)。 通过将来自第二和第三电流镜电路的输出电流相加得到的电流I3通过第三电流 - 电压转换电路(R7)转换成电压VREF。 版权所有(C)2007,JPO&INPIT
    • 4. 发明专利
    • Reference voltage circuit
    • 参考电压电路
    • JP2006133916A
    • 2006-05-25
    • JP2004319908
    • 2004-11-02
    • Nec Electronics CorpNecエレクトロニクス株式会社
    • KIMURA KATSUHARU
    • G05F3/24
    • G05F3/30
    • PROBLEM TO BE SOLVED: To realize a CMOS reference voltage circuit whose chip area is small by using two diodes.
      SOLUTION: This reference voltage circuit is provided with a control part for controlling the voltages of a first current/voltage converting circuit 13 and a second current/voltage converting circuit 15 to be made equal and a first current mirror circuit for outputting currents in proportion to a current value to be supplied to the circuit 13 or 15 wherein the output currents from the first current mirror circuit are made to flow through a third resistor, and a voltage is supplied. The circuit 13 is configured of a first diode, and the circuit 15 is configured by serially connecting the second diode with the first resistor, and connecting a second resistor in parallel with this.
      COPYRIGHT: (C)2006,JPO&NCIPI
    • 要解决的问题:通过使用两个二极管来实现芯片面积小的CMOS参考电压电路。

      解决方案:该参考电压电路设置有用于控制第一电流/电压转换电路13和第二电流/电压转换电路15的电压相等的控制部分和用于输出电流的第一电流镜电路 与要提供给电路13或15的电流值成比例,其中来自第一电流镜电路的输出电流流过第三电阻器,并且提供电压。 电路13由第一二极管构成,并且电路15通过串联连接第二二极管与第一电阻器并且与第二二极管并联连接第二电阻器来构成。 版权所有(C)2006,JPO&NCIPI

    • 6. 发明专利
    • Reference voltage circuit
    • 参考电压电路
    • JP2009251877A
    • 2009-10-29
    • JP2008098298
    • 2008-04-04
    • Nec Electronics CorpNecエレクトロニクス株式会社
    • KIMURA KATSUHARU
    • G05F3/26G05F3/30
    • G05F3/30G05F3/267
    • PROBLEM TO BE SOLVED: To provide a reference voltage circuit formed on a semiconductor integrated circuit which has a small chip area, which operates from a low voltage, and which has small temperature characteristics for supplying a reference voltage of 1V or lower. SOLUTION: The reference voltage circuit includes: a first current-to-voltage conversion circuit configured of the parallel circuit of a diode (Q1) and a resistor (R4); resistors (R1, R2) series-connected between the terminals of a diode group (Q2) and a diode group (Q2) connected in parallel; a second current-to-voltage conversion circuit configured of a diode group (Q2) and a resistor (R3) connected between grounds; current mirror circuits (M1, M2) for supplying currents to the first and second current-to-voltage conversion circuits; and a control means (AP1) for controlling the prescribed output voltage of the first current-to-voltage conversion circuit and the prescribed output voltage of the second current-to-voltage conversion circuit so as to be equal to each other. A mid-point terminal voltage of the first or second current-to-voltage conversion circuits is used as a reference voltage Vref. COPYRIGHT: (C)2010,JPO&INPIT
    • 要解决的问题:提供一种形成在半导体集成电路上的参考电压电路,其具有从低电压操作的小芯片面积,并且具有用于提供1V或更低的参考电压的较小的温度特性。 解决方案:参考电压电路包括:由二极管(Q1)和电阻器(R4)的并联电路构成的第一电流 - 电压转换电路; 串联连接在二极管组(Q2)的端子和并联的二极管组(Q2)之间的电阻器(R1,R2) 由连接在接地之间的二极管组(Q2)和电阻器(R3)构成的第二电流 - 电压转换电路; 用于向第一和第二电流 - 电压转换电路提供电流的电流镜电路(M1,M2); 以及用于将第一电流 - 电压转换电路的规定输出电压和第二电流 - 电压转换电路的规定输出电压彼此相等的控制装置(AP1)。 将第一或第二电流 - 电压转换电路的中点端子电压用作参考电压Vref。 版权所有(C)2010,JPO&INPIT
    • 7. 发明专利
    • Buffer circuit
    • 缓冲电路
    • JP2009147430A
    • 2009-07-02
    • JP2007319763
    • 2007-12-11
    • Nec Electronics CorpNecエレクトロニクス株式会社
    • KIMURA KATSUHARU
    • H03K19/0944
    • H03F3/505H03F2200/453H03F2203/5031
    • PROBLEM TO BE SOLVED: To provide a buffer circuit which operates from a low voltage, has little variation in circuit current, transfers a low frequency signal and is suitably formed on a semiconductor integrated circuit.
      SOLUTION: The buffer circuit includes a source follower circuit comprising a MOS transistor M1 which is driven by a current source. The MOS transistor has a gate to which an input voltage is supplied, a source from which an output voltage is output and a back gate supplied with a back gate voltage for being controlled to provide for a desired value of the source voltage. There is provided a MOS transistor M2, to a gate of which a bias voltage is supplied, and a source of which is connected to a noninverting input terminal of an OP amp A1. An output voltage of the OP amp is supplied as the back gate voltage.
      COPYRIGHT: (C)2009,JPO&INPIT
    • 要解决的问题:为了提供从低电压操作的缓冲电路,电路电流的变化很小,传送低频信号并适当地形成在半导体集成电路上。 解决方案:缓冲电路包括源极跟随器电路,其包括由电流源驱动的MOS晶体管M1。 MOS晶体管具有供给输入电压的栅极,从其输出输出电压的源极和提供有背栅极电压的背栅极,用于被控制以提供源极电压的期望值。 在供给偏置电压的栅极上设置MOS晶体管M2,其源极连接到OP放大器A1的同相输入端子。 OP放大器的输出电压作为背栅极电压提供。 版权所有(C)2009,JPO&INPIT
    • 8. 发明专利
    • Reference voltage circuit for compensating temperature nonlinearity
    • 用于补偿温度非线性的参考电压电路
    • JP2009080786A
    • 2009-04-16
    • JP2008034748
    • 2008-02-15
    • Nec Electronics CorpNecエレクトロニクス株式会社
    • KIMURA KATSUHARU
    • G05F3/30
    • PROBLEM TO BE SOLVED: To obtain a reference voltage by compensating temperature nonlinearity of a diode without increasing a circuit scale, and to provide a low current-consumptive reference voltage circuit that operates at a low voltage. SOLUTION: First, second and third current-voltage conversion circuits I-V1, I-V2 and I-V3, first, second and third current mirror circuits M1, M2 and M3, and a control means AP1 that equalizes an output voltage from the first current-voltage conversion circuit I-V1 and an output voltage from the second current-voltage conversion circuit I-V2 to each other are included; a predetermined voltage from the third current-voltage conversion circuit I-V3 is used as the reference voltage; the first current-voltage conversion circuit I-V1 includes a resistor that is connected in parallel with the diode; the second current-voltage conversion circuit I-V2 includes a plurality of diodes that are connected in parallel with each other, a resistor that is connected in parallel with the plurality of diodes, a resistor that is connected in series with the parallel circuit of the plurality of diodes and the resistor, and a resistor that is connected in parallel with the serial circuit of the parallel circuit and the resistor; and the third current-voltage conversion circuit (I-V3) includes a resistor. COPYRIGHT: (C)2009,JPO&INPIT
    • 要解决的问题:通过在不增加电路规模的情况下补偿二极管的温度非线性来获得参考电压,并提供在低电压下工作的低电流消耗参考电压电路。 解决方案:第一,第二和第三电流 - 电压转换电路I-V1,I-V2和I-V3,第一,第二和第三电流镜电路M1,M2和M3以及控制装置AP1, 包括来自第一电流 - 电压转换电路I-V1的电压和来自第二电流 - 电压转换电路I-V2的输出电压彼此的电压; 使用来自第三电流 - 电压转换电路I-V3的预定电压作为参考电压; 第一电流电压转换电路I-V1包括与二极管并联连接的电阻器; 第二电流电压转换电路I-V2包括彼此并联连接的多个二极管,与多个二极管并联连接的电阻器,与该并联电路串联连接的电阻器 多个二极管和电阻器,以及与并联电路和电阻器的串联电路并联连接的电阻器; 并且第三电流 - 电压转换电路(I-V3)包括电阻器。 版权所有(C)2009,JPO&INPIT
    • 9. 发明专利
    • Complex filter circuit
    • 复杂滤波电路
    • JP2007214800A
    • 2007-08-23
    • JP2006031444
    • 2006-02-08
    • Nec Electronics CorpNecエレクトロニクス株式会社
    • KIMURA KATSUHARU
    • H03H11/08
    • H03H11/04H03H11/08H03H11/1247H03H11/1252H03H2011/0494
    • PROBLEM TO BE SOLVED: To provide a complex filter circuit that secures flat characteristics in a passband and allows the chip area and the current consumption of the circuit to be reduced.
      SOLUTION: A high-order complex elliptic filter circuit of third order or higher inputs two mutually 90°-out-of-phase differential signals and outputs two 90°-out-of-phase differential signals, and the high-order complex elliptic filter has at least two circuit blocks internally having capacitors which are connected to couplers (gyrator) in series. The high-order complex elliptic filter is a third order inverse Chebyshev filter having ripple characteristics such as a stopband of 40 dB. Alternatively, a coupler (gyrator) between elliptic capacitors is removed. Alternatively, the elliptic capacitors are made nearly equal to capacitors arranged in parallel to them. Alternatively, the elliptic capacitors are removed. Alternatively, a gm value and a capacity value of OTA constituting a circuit are integral ratios almost represented by geometric series of 2 respectively.
      COPYRIGHT: (C)2007,JPO&INPIT
    • 要解决的问题:提供一种复杂的滤波器电路,其确保通带中的平坦特性,并且可以减小电路的芯片面积和电流消耗。 解决方案:三阶或更高阶的高阶复数椭圆滤波器电路输入两个相互90°的相位差分信号,并输出两个90°相位差分信号,高阶 复数椭圆滤波器具有至少两个内部具有串联连接到耦合器(回转器)的电容器的电路块。 高阶复数椭圆滤波器是具有诸如40dB的阻带​​的纹波特性的三阶反向切比雪夫滤波器。 或者,去除椭圆形电容器之间的耦合器(回转器)。 或者,使椭圆形电容器几乎等于与它们平行布置的电容器。 或者,去除椭圆形电容器。 或者,构成电路的OTA的gm值和容量值分别几乎由2的几何系列表示。 版权所有(C)2007,JPO&INPIT
    • 10. 发明专利
    • Cmos current mirror circuit and reference current/voltage circuit
    • CMOS电流反射电路和参考电流/电压电路
    • JP2006133869A
    • 2006-05-25
    • JP2004319426
    • 2004-11-02
    • Nec Electronics CorpNecエレクトロニクス株式会社
    • KIMURA KATSUHARU
    • G05F3/26H03F3/343
    • G05F3/262
    • PROBLEM TO BE SOLVED: To realize a non-linear current mirror circuit whose temperature characteristics are small wherein any resistance element is not installed, a CMOS reference current circuit for outputting reference currents whose temperature characteristics are small and a CMOS reference voltage circuit for outputting a reference voltage whose temperature characteristics are small by operating the MOS transistor in a linear area. SOLUTION: As for first and second MOS transistors M1 and M2 configuring a current mirror circuit, the drain of the first MOS transistor and the gate of the second MOS transistor are commonly connected, and the source of the first MOS transistor is directly grounded, and the gate and the drain are connected through a third MOS transistor M3, and the source of the third MOS transistor is connected to the drain of the first MOS transistor, and the drain is connected to the gate of the first MOS transistor, and the gate is biased, and the source of the second MOS transistor is directly grounded, and currents are inputted to the drain of the third MOS transistor, and the drain currents of the second MOS transistor M2 are returned by cascode current mirror circuits (M7, M8, M10 to M13), and currents IOUT are outputted from the source of the MOS transistor M13, and converted into a voltage by circuits(M13, M14) for receiving the currents, and a reference voltage VREF is outputted from the junction of the source and drain of the MOS transistors M13 and M14. COPYRIGHT: (C)2006,JPO&NCIPI
    • 要解决的问题:为了实现温度特性小而不设置任何电阻元件的非线性电流镜电路,用于输出温度特性小的参考电流的CMOS参考电流电路和CMOS参考电压电路 用于通过在线性区域中操作MOS晶体管来输出其温度特性小的参考电压。 解决方案:对于构成电流镜电路的第一和第二MOS晶体管M1和M2,第一MOS晶体管的漏极和第二MOS晶体管的栅极共同连接,并且第一MOS晶体管的源极直接 接地,栅极和漏极通过第三MOS晶体管M3连接,第三MOS晶体管的源极连接到第一MOS晶体管的漏极,漏极连接到第一MOS晶体管的栅极, 并且栅极被偏置,并且第二MOS晶体管的源极直接接地,并且电流被输入到第三MOS晶体管的漏极,并且第二MOS晶体管M2的漏极电流由共源共栅电流镜电路返回(M7 ,M8,M10〜M13),电流IOUT从MOS晶体管M13的源极输出,并通过用于接收电流的电路(M13,M14)转换成电压,从基准电压VREF输出 MOS晶体管M13和M14的源极和漏极的结。 版权所有(C)2006,JPO&NCIPI