会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 7. 发明专利
    • RECTIFICATION DETECTING CIRCUIT
    • JPS6086924A
    • 1985-05-16
    • JP19406083
    • 1983-10-19
    • OKI ELECTRIC IND CO LTDNIPPON TELEGRAPH & TELEPHONE
    • HASHIZUME YUKINAOFUJII TERUJIKANEKO TAKAOKIKUCHI HIROYUKIIWATA ATSUSHI
    • H04B3/00H03H19/00H04B3/04
    • PURPOSE:To change the time constant of charge/discharge and to facilitate easy conversion of a rectification detecting circuit into an LSI, by providing an LPF of a switched capacitor film to the smooth part of the rectification detecting circuit and controlling the frequencies before and after detection of rectification for the clock pulse of said LPF. CONSTITUTION:A rectification detecting circuit rectifies an AC signal and converts it into a direct current by means of operational amplifiers 2 and 5. An LPF12 of a switched capacitor filter is provided to the smooth part of the rectification detecting circuit. At the same time, a logical circuit is provided to said detecting circuit to give a logical operation to the clock inputs given from clock input terminals 9 and 10. The clocks phi and -phi given from said logical circuit are applied to MOS transistors Tr1-Tr6 of the LPF12. Then the time during which an AC signal is supplied to the rectification detecting circuit and then detected is set freely together with the time during which the AC signal is cut off and the rectification detecting circuit is recovered. Based on these set times, the frequency of the LPF12 is controlled before and after a rectification detecting mode. Then the time constant of charge/discharge is varied to convert the rectification detecting circuit into an LSI.
    • 8. 发明专利
    • AC AMPLIFIER CIRCUIT
    • JPS6072407A
    • 1985-04-24
    • JP17935283
    • 1983-09-29
    • OKI ELECTRIC IND CO LTDNIPPON TELEGRAPH & TELEPHONE
    • FUJII TERUJIYAMAMOTO KAZUNARIYANAGAWA MASAHARUIWATA ATSUSHI
    • H03F3/45H03F3/34
    • PURPOSE:To obtain a low DC offset voltage by switching the 1st and 4th switches according to the 1st clock, switching the 3rd clock with the 2nd clock whose phase is in the inverted relation to that of the 1st clock and using an output terminal of the 1st operational amplifier as a signal output so as to eliminate the use of an externally mounted component. CONSTITUTION:An AC voltage component in a signal at a signal output terminal 2 is attenuated and does not appear at an output terminal of an operational amplifier OP2, while a DC voltage component appears at the terminal as it is, when the frequency of the frequency characteristic for transmitting voltage from the signal output terminal 2 to a non-inverting input terminal of the operational amplifier OP2 is kept sufficiently lower than a lower limit value of the operating signal frequency band. As a result, the output signal component of the operational amplifier OP2 is only the DC voltage equal to the DC voltage at the signal output terminal 2 and the voltage transmission characteristic from a signal input terminal 1 to the signal output terminal 2 has a voltage gain of nearly K times in the operating frequency band in this AC amplifier circuit, where K is 1+R1/R2 and R1, R2 are resistance values of resistors R1, R2.