会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明专利
    • DIGITAL LOGIC CIRCUIT
    • JPS57168527A
    • 1982-10-16
    • JP5401281
    • 1981-04-10
    • NIPPON ELECTRIC CONIPPON ELECTRIC IC MICROCOMPUT
    • MORI SUSUMUNAKAMURA TATSUO
    • H03K19/088H03K19/003
    • PURPOSE:To avoid the breakdown of a digital logic circuit although a short circuit is mistakenly caused between an output terminal and a GND or between the output terminals, by providing a protecting circuit in which the output is set at L only in case the output terminal is forcibly set at L from the outside when the output terminal is set at H. CONSTITUTION:An output 3 is set at H and L when an input 1 is at L and H, respectively. Thus in this case, two inputs of a comparator 40 are not set at L simultaneously. At the same time, an output 41 is set at H to give no effect to the ordinary logic working. In case a terminal 3 is short-circuited to a GND while an input signal of H is applied to the input 1, an ON buffer output circuit 20 is cut off. Accordingly, no overcurrent flows through the circuit 20. On the other hand, if the terminal 3 is short-circuited to the GND while the input signal of L is applied to the input 1, the terminal 3 is forcibly set at L. As a result, the two inputs of the comparator 40 are set at L with the output 41 set at L. Thus the circuit 20 is cut off to break the overcurrent which is about to flow for the time of 10-20ns.
    • 3. 发明专利
    • LOGICAL GATE CIRCUIT
    • JPS56157130A
    • 1981-12-04
    • JP6018180
    • 1980-05-07
    • NIPPON ELECTRIC CO
    • MORI SUSUMU
    • H03K5/02H03K19/013H03K19/088
    • PURPOSE:To improve the output voltage resistance of a TTL having an off-buffer output circuit, by preventing the voltage applied to an output terminal from flowing backward from the output terminal to a power supply terminal although the said voltage increases higher than the power supply voltage when the output is set at ''1'' level. CONSTITUTION:A Schottky barrier diode (SBD)D7 for base charge lead-out of a transistor Q6 at the post stage of a Darlington off-buffer and a cathode of an SBDD8 for discharge of accumulated charge of a load capacity CL are connected to the collector of a level shift transistor Q1. At the same time, the SBDD9 and D10 are inserted between the collector of Q1 and a resistance R2 as well as between the collector of a transistor Q6 and a resistance R5 respectively so that the cathode of SBD is connected to the collector of each transistor. Thus the SBDD9 and D10 function to prevent the current from flowing backward from an output to a power supply terminal although the voltage applied to an output terminal increases higher than the power supply voltage when the output is set at ''1'' level.
    • 4. 发明专利
    • SEMICONDUCTOR INTEGRATED CIRCUIT
    • JPS57145359A
    • 1982-09-08
    • JP3029981
    • 1981-03-03
    • NIPPON ELECTRIC CO
    • MORI SUSUMU
    • H01L27/04H01L21/74H01L21/76H01L21/768H01L21/822H01L23/522H01L27/08
    • PURPOSE:To excellently prevent the effect of parasitic MOS due to wiring by forming a high impurity-density region below the wiring in a high resistance region when the wiring is provided in the high resistance region of a semiconductor linear integrated circuit wherein a bi-polar transistor is used, through the intermediary of an insulator layer. CONSTITUTION:An N type layer 2 whose density is about 5X10 atom/cm is grown epitaxially on a P type semiconductor auxiliary substrate 1 whose impurity density is about 1X10 atom/cm and the layer 2 is separated in the shape of an island by a P type diffusion region 8 reaching the substrate 1. Next, a P type resistance region 3 whose density is about 1X10 atom/cm is formed diffusely in the island-shaped layer 2, the entire surface is covered with an insulator layer 6, windows are opened in positions at both end parts of the region 3, P type regions 4 and 4' of about 3X10 atom/cm are formed in the region 3, and electrodes 5 and 5' are connected thereto respectively. Thereafter, an Al wiring 7 is provided on the insulator layer 6 surrounded by these electordes 5 and 5'. In this constitution, a P type region 9 whose density is about 3X10 atom/cm is provided beforehand in the region 3 directly under the wiring 7.
    • 6. 发明专利
    • SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
    • JPS5499580A
    • 1979-08-06
    • JP15885577
    • 1977-12-27
    • NIPPON ELECTRIC CO
    • MORI SUSUMU
    • H01L27/082H01L21/8222H01L27/06H01L27/08H01L29/47H01L29/872H03K19/013H03K19/084
    • PURPOSE:To obtain an IC containing the diode which features a small constitution area as well as a low level of the forward voltage by separating the reverse conducting layer grown on the semiconductor substrate into two island-shaped regions and then forming the transistor and the Schottky barrier to one of the two regions and the other respectively. CONSTITUTION:N-type buried region 62 and 62' are formed through diffusion on P-type semiconductor substrate 61, and N-type layer 63 is grown on the entire surface. Then P-type insulation distribution region 64 reaching substrate 61 is formed through diffusion with layer 63 isolated into island region 63 and 63' on region 62 and 62' each. After this, P-type base region 65, N-type emitter region 66 and N-type collector region 67 are provided within region 63 and then covered with insulator film 68 with the opening drilled. And the Schottky barrier forming metal is coated, and Al wiring 71 is attached. In the same way, N-type region 70 and P-type region 72 are provided within the other region 63' along with wiring 71 attached via the Schottky barrier metal. Then the transistor and the Schottky barrier diode are formed within region 63 and 63' respectively.