专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JP2007109349A Digital information recording or reproducing apparatus and digital phase locked loop circuit 审中-公开
标题翻译：数字信息记录或复制设备和数字相位锁定环路
公开(公告)号：JP2007109349A
公开(公告)日：2007-04-26
申请号：JP2005301463
申请日：2005-10-17
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： NAKAJIMA TAKESHI , NAKADA KOHEI , MIYASHITA SEIJUN , OGURA YOICHI
IPC分类号： G11B20/14 , G11B20/10 , H03L7/08 , H03L7/087
摘要： PROBLEM TO BE SOLVED: To improve stability of pull-in time and pull-in operation of a PLL at the head of an RUB (recording unit block). SOLUTION: This apparatus includes a zero-cross detection means, a period counter which starts operation at the pass-through timing of the zero-cross detection means and outputs a counting value, and a phase error detector for acquisition which predicts zero-cross timing of a reproduction signal from a pass-through direction information output from the zero-cross detection means and the counting value and outputs a primary phase error. The zero-cross detection means detects the zero-cross point of the rising or falling edge of a specific pattern included in a preamble area, makes a period counter of a prescribed period from the detected zero-cross point operate, predicts the zero-cross point predicted from a specific pattern in the preamble area, and outputs a phase error for acquisition. COPYRIGHT: (C)2007,JPO&INPIT
摘要翻译：要解决的问题：提高RUB（记录单元块）头部的PLL的拉入时间和拉入操作的稳定性。解决方案：该装置包括零交叉检测装置，在过零检测装置的通过定时开始运行的周期计数器，并输出计数值，以及用于采集的相位误差检测器，其预测为零 - 从过零检测装置输出的通过方向信息的再现信号的定时和计数值，并输出主相位误差。零交叉检测装置检测包括在前导码区域中的特定模式的上升沿或下降沿的零交叉点，使得从检测到的过零点操作的规定周期的周期计数器预测零交叉从前导区域中的特定模式预测的点，并输出用于采集的相位误差。版权所有（C）2007，JPO＆INPIT

2. 发明专利

JP2004040196A Packet data processing apparatus and packet data processing method 审中-公开
公开(公告)号：JP2004040196A
公开(公告)日：2004-02-05
申请号：JP2002190686
申请日：2002-06-28
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： NAKAJIMA TAKESHI
IPC分类号： H04L12/70 , H04L12/56
摘要： PROBLEM TO BE SOLVED: To provide a packet data processing apparatus, in which a circuit scale can be prevented from becoming very large, even if using many processors, and to provide a packet data processing method. SOLUTION: The apparatus is provided with a five custom processor cores 10a-10e for analyzing packet data and inserting or deleting the data, three extended instruction control units 18a-18c, used when each custom processor core executes extended instructions, input buffer unit 15 for storing the packet data, protocol determination unit 16 for determining the protocol of the packet data, and selector 17 for selecting a custom processor core to be connected to an extended instruction control unit, according to the type of a protocol. The custom processor core 10, connected to the unit 18, is selected according to the result of comparison by the unit 16 about the packet data input into the unit 15, and the analysis of a header of the packet data is parallel processed. COPYRIGHT: (C)2004,JPO

3. 发明专利

JP2003085764A Waveform equalizer and prml detector 审中-公开
标题翻译：波形均衡器和PRML检测器
公开(公告)号：JP2003085764A
公开(公告)日：2003-03-20
申请号：JP2001333945
申请日：2001-10-31
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： MIYASHITA SEIJUN , NAKAJIMA TAKESHI , MINAMINO JUNICHI , NAKAMURA ATSUSHI , KONISHI SHINICHI
IPC分类号： G11B20/10 , G11B7/005 , H04B3/06
摘要： PROBLEM TO BE SOLVED: To obtain an accurate equalization error and to accurately output a temporary decision value at the time of adaptive control of the coefficient of an FIR filter, even in the case of an asymmetrical reproduced waveform or even in a noise environment. SOLUTION: A waveform equalizer for equalizing the waveform of a reproduced signal obtained by reproducing a mark and a non-mark recorded on a recording medium is provided with a detection part which detects asymmetry of the reproduced signal, which is caused by physical shapes of the mark and the non-mark, and outputs a detection signal representative of the extent of asymmetry, a discrimination part which discriminates the mark and the non- mark on the basis of the reproduced signal to output a discrimination signal, and a selection part which calculates a first coefficient to be multiplied by the reproduced signal obtained by reproducing the mark and a second coefficient different from the first coefficient, which is to be multiplied by the reproduced signal obtained by reproducing the non-mark, on the basis of the detection signal outputted from the detection part and selects the first or second coefficient on the basis of the discrimination signal outputted from the discrimination part.
摘要翻译：要解决的问题：即使在非对称再现波形的情况下，甚至在噪声环境中，为了获得准确的均衡误差并且在FIR滤波器的系数的自适应控制时精确地输出临时判定值。解决方案：用于均衡通过再现记录在记录介质上的标记和非标记获得的再现信号的波形的波形均衡器设置有检测部分，其检测再现信号的不对称性，该再现信号是由并且输出表示不对称程度的检测信号，基于再现信号鉴别标记和非标记的鉴别部分，以输出鉴别信号;以及选择部分，其计算基于输出的检测信号，乘以与通过再现标记而获得的再现信号相乘的第一系数和不同于第一系数的第二系数，第二系数将与通过再现非标记而获得的再现信号相乘并根据从鉴别中输出的鉴别信号，选择第一或第二系数部分。

4. 发明专利

JP2003059206A Information recording medium 审中-公开
标题翻译：信息记录媒体
公开(公告)号：JP2003059206A
公开(公告)日：2003-02-28
申请号：JP2001180902
申请日：2001-06-14
申请人： Matsushita Electric Ind Co Ltd , Victor Co Of Japan Ltd , 日本ビクター株式会社 , 松下電器産業株式会社
发明人： GUSHIMA TOYOJI , USUI MAKOTO , DEGUCHI HIRONORI , ISHIDA TAKASHI , ISHIBASHI HIROMICHI , FURUMIYA SHIGERU , NAKAJIMA TAKESHI , MINAMINO JUNICHI , HAYAMIZU ATSUSHI , KUROIWA TOSHIO , OKI TAKESHI
IPC分类号： G11B20/14 , G11B7/007 , G11B20/12
摘要： PROBLEM TO BE SOLVED: To provide an information recording medium that stably records/ reproduces data with a configuration easily configured. SOLUTION: Each sector comprises a first frame area F0 at the top and a plurality of succeeding second frame areas, a first synchronous code sequence(SY0) is placed at the head of the first frame area F0, and a second synchronous code sequence SY is placed to the second frame areas. Further, a third frame area LF is placed at the head of each data block, a 3rd synchronous code sequence PA and a VFO area VFO are placed in the frame area LF, and start/end of recording of a series of data (linking) is made within a range of the VFO area VFO in the third frame area LF. The pattern of each of the synchronous code sequences SY0, SY, PA has the same number of bits and the inter-code distance of them is apart by 2 or more.
摘要翻译：要解决的问题：提供一种以容易配置的配置稳定地记录/再现数据的信息记录介质。解决方案：每个扇区包括顶部的第一帧区域F0和多个后续的第二帧区域，第一同步码序列（SY0）位于第一帧区域F0的头部，第二同步码序列SY 放置到第二帧区域。此外，第三帧区LF被放置在每个数据块的头部，第三同步码序列PA和VFO区域VFO被放置在帧区域LF中，并且开始/结束记录一系列数据（链接）在第三帧区域LF中的VFO区域VFO的范围内。每个同步代码序列SY0，SY，PA的模式具有相同的位数，并且它们的代码间距离相差2以上。

5. 发明专利

JP2007273016A Reproduction signal processor 审中-公开
标题翻译：生殖信号处理器
公开(公告)号：JP2007273016A
公开(公告)日：2007-10-18
申请号：JP2006098812
申请日：2006-03-31
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： MASUNARI KUNIYUKI , OGURA YOICHI , NAKAJIMA TAKESHI , MIYASHITA SEIJUN
IPC分类号： G11B20/10 , G11B20/18
摘要： PROBLEM TO BE SOLVED: To solve the following problem: an information decoder operating at high speed is needed in order to speed up a data transfer rate of a digital information recorder and this invites increases in circuit scale, power consumption, and decoding delay.
SOLUTION: A PRML information processor 8 for reducing power consumption and deleting decoding delay while improving reproduction performance by using a PR equalizer 5 for performing PR equalization by using data delayed in 1/2 phase with respect to information which has digitized reproduction waveform obtained from a recording medium 1 by an A/D (analog/digital) converter 4, an adaptive equalization coefficient calculator 6 for learning a filter coefficient adaptively in the PR equalizer, and a viterbi decoder 7 for performing maximum likelihood decoding that reduces a path memory length by sorting out an output result from a path memory with respect to the equalization waveform.
COPYRIGHT: (C)2008,JPO&INPIT
摘要翻译：要解决的问题：为了解决以下问题：为了加快数字信息记录器的数据传送速率，需要高速运行的信息解码器，并且这增加了电路规模，功耗和解码延迟。解决方案：一种用于降低功耗并删除解码延迟的PRML信息处理器8，同时通过使用用于执行PR均衡的PR均衡器，通过使用具有数字化的再现波形的信息的1/2阶段延迟的数据来提高再现性能通过A / D（模拟/数字）转换器4从记录介质1获得的自适应均衡系数计算器6，用于在PR均衡器中自适应地学习滤波器系数;以及维特比解码器7，用于执行减少路径的最大似然解码存储器长度，通过从路径存储器输出相对于均衡波形的输出结果。版权所有（C）2008，JPO＆INPIT

6. 发明专利

JP2005158245A Recording/reproducing apparatus, recording/reproducing method, program, and recording power adjustment apparatus 有权
标题翻译：记录/再现装置，记录/再现方法，程序和记录功率调节装置
公开(公告)号：JP2005158245A
公开(公告)日：2005-06-16
申请号：JP2004322363
申请日：2004-11-05
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： MIYASHITA SEIJUN , NAKAJIMA TAKESHI , SHOJI MAMORU , HINO YASUMORI
IPC分类号： G11B7/0045 , G11B7/005 , G11B7/125 , G11B20/18
摘要： PROBLEM TO BE SOLVED: To provide a recording/reproducing apparatus which enhances detection sensitivity of deterioration of a reproduction waveform due to deviation of recording conditions and does not need a large quantity of a test writing area, and to provide a recording/reproducing method, a program and a recording power adjustment apparatus. SOLUTION: The recording/reproducing apparatus comprises: a first recording section for recording test information onto a medium using at least one recording power; a reproduction section for reproducing at least one test signal indicating the test information from the medium; and a second recording section for recording information onto the medium using one of the at least one recording power. The reproduction section comprises; a decoding section for performing maximum likelihood decoding of the at least one test signal and generating at least one binary signal indicating a result of the maximum likelihood decoding; a calculation section for calculating a reliability of the result of the maximum likelihood decoding based on the at least one test signal and the at least one binary signal; and an adjustment section for adjusting a recording power for recording the information onto the medium to the one recording power based on the reliability. COPYRIGHT: (C)2005,JPO&NCIPI
摘要翻译：要解决的问题：提供一种记录/再现装置，其提高由于记录条件的偏差引起的再现波形恶化的检测灵敏度，并且不需要大量的测试写入区域，并且提供记录/再现装置，再现方法，程序和记录功率调整装置。解决方案：记录/再现装置包括：第一记录部分，用于使用至少一个记录功率将测试信息记录到介质上; 再现部，用于从介质再现表示测试信息的至少一个测试信号; 以及第二记录部分，用于使用至少一个记录功率之一将信息记录到介质上。复制部分包括：解码部分，用于对所述至少一个测试信号执行最大似然解码，并产生指示最大似然解码结果的至少一个二进制信号; 计算部分，用于基于所述至少一个测试信号和所述至少一个二进制信号来计算所述最大似然解码结果的可靠性; 以及调整部分，用于基于可靠性调整用于将信息记录到介质上的记录功率到一个记录功率。版权所有（C）2005，JPO＆NCIPI

7. 发明专利

JP2004213870A Address reproduction circuit, optical disk drive, and address reproduction method 审中-公开
公开(公告)号：JP2004213870A
公开(公告)日：2004-07-29
申请号：JP2003420205
申请日：2003-12-17
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： NAKAJIMA TAKESHI , MIYASHITA SEIJUN , KIMURA NAOHIRO , TAKAHASHI TOSHIHIKO , ISHII TAKAFUMI
IPC分类号： G11B20/14 , G11B7/005 , G11B20/18
摘要： PROBLEM TO BE SOLVED: To reproduce address information with high reliability even when the quality of wobble signal deteriorates. SOLUTION: An address reproduction circuit of this invention is an address reproducing circuit for reproducing the address information on the basis of a reproduced signal read from an optical disk provided with a guide groove having a wobbling shape showing modulated address information. The address reproduction circuit is provided with an A/D conversion part for converting an analog wobble signal included in the reproduced signal into a digital wobble signal and a maximum likelihood decoding part for generating an address signal showing address information having maximum likelihood from the digital wobble signal on the basis of a state transition rule defined by the modulation rule of the modulated address information. COPYRIGHT: (C)2004,JPO&NCIPI

8. 发明专利

JP2004164829A Jitter detector and jitter detecting method 审中-公开
公开(公告)号：JP2004164829A
公开(公告)日：2004-06-10
申请号：JP2003358589
申请日：2003-10-17
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： KIMURA NAOHIRO , MIYASHITA SEIJUN , NAKAJIMA TAKESHI , SHIHARA TETSUYA
IPC分类号： G11B20/14 , G11B20/18 , H03M7/14 , H04L25/02
摘要： PROBLEM TO BE SOLVED: To provide a jitter detector which correctly detects jitters in spite of the significant effect of inter-code interferences, and to provide a jitter detecting method.
SOLUTION: The jitter detector is equipped with an A/D conversion section which converts an input analog signal to a plurality of discrete multi-value digital signals, a binarization section which forms a binary signal by binarizing the plurality of the multi-value digital signals, a jitter operation section which calculates an amount of jitters based on the error between the value of the prescribed multi-value digital signals sampled at substantially the same timing as the timing at which the value of the binary signal changes and the prescribed threshold level, a pattern detection section which detects the pattern of the binary signal obtained before and after the timing at which the prescribed multi-value digital signal is detected, and a correction section which corrects the amount of jitters based on the detected pattern.
COPYRIGHT: (C)2004,JPO

9. 发明专利

JP2005158240A Apparatus and method for most likelihood decoding, program, and reproducing apparatus 审中-公开
标题翻译：装置和方法，用于最好的解码，编程和再现装置
公开(公告)号：JP2005158240A
公开(公告)日：2005-06-16
申请号：JP2004311602
申请日：2004-10-26
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： NAKAJIMA TAKESHI , FUJIMOTO KEISUKE , OGURA YOICHI
IPC分类号： G11B20/10 , G11B20/18 , H03M13/41
摘要： PROBLEM TO BE SOLVED: To provide a most likelihood decoding apparatus which has a fast operating speed and a small circuit scale, a method and program for most likelihood decoding of a plurality of reproduced signals by the device, and a reproducing apparatus equipped with the apparatus.
SOLUTION: The most likelihood decoding apparatus is configured to be adaptive to a plurality of reproduced signals from a plurality of recording media of a plurality of types, and is equipped with a pathmetic generating means of generating a plurality of pathmetric values corresponding to a recording medium having one of the types according to a type signal indicating the one type and a path memory means of detecting digital information from the reproduced signals from the recording medium having the one type based upon the plurality of pathmetric values.
COPYRIGHT: (C)2005,JPO&NCIPI
摘要翻译：要解决的问题：提供一种具有快速操作速度和小电路规模的最可能的解码装置，用于由装置对多个再现信号进行最可能解码的方法和程序，以及装备的再现装置与设备。解决方案：最可能的解码装置被配置为适应于来自多种类型的多个记录介质的多个再现信号，并且配备有路径生成装置，其生成对应于具有根据指示一种类型的类型信号的类型之一的记录介质和根据多个路径测量值从具有一种类型的记录介质的再现信号检测数字信息的路径存储装置。版权所有（C）2005，JPO＆NCIPI

10. 发明专利

JP2005158239A Optical disk apparatus, clock signal generation method, program, and control apparatus 审中-公开
标题翻译：光盘设备，时钟信号生成方法，程序和控制设备
公开(公告)号：JP2005158239A
公开(公告)日：2005-06-16
申请号：JP2004311600
申请日：2004-10-26
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： NAKAJIMA TAKESHI , MIYASHITA SEIJUN , KIMURA NAOHIRO
IPC分类号： G11B20/14 , G11B7/005
摘要： PROBLEM TO BE SOLVED: To provide an optical disk apparatus, a clock signal generation method, and a program, which detect a wobble signal from a reproduced signal of an optical disk and generate a clock signal in synchronism with the wobble signal, and a control apparatus for generating a clock signal.
SOLUTION: The optical disc apparatus is provided, which comprises a signal detection means for detecting a wobble signal from a reproduced signal of an optical disc, and a generation means for generating a clock signal in synchronization with the wobble signal. The generation means comprises: a first difference signal generation means for generating a first difference signal indicating a difference between a frequency of the wobble signal and a frequency of the clock signal; a period detection means for detecting a modulation period of the wobble signal based on the first difference signal; and an adjustment means for adjusting the frequency of the clock signal based on a predetermined signal other than the first difference signal during a modulation period, and for adjusting the frequency of the clock signal based on the first difference signal during a period other than the modulation period.
COPYRIGHT: (C)2005,JPO&NCIPI
摘要翻译：要解决的问题：为了提供一种光盘装置，时钟信号生成方法和程序，其从光盘的再生信号中检测摆动信号并与摆动信号同步地生成时钟信号，以及用于产生时钟信号的控制装置。解决方案：提供了一种光盘装置，其包括用于从光盘的再现信号检测摆动信号的信号检测装置，以及用于与摆动信号同步地产生时钟信号的产生装置。产生装置包括：第一差分信号产生装置，用于产生指示摆动信号的频率与时钟信号的频率之间的差异的第一差分信号; 周期检测装置，用于基于第一差分信号检测摆动信号的调制周期; 以及调整装置，用于在调制周期期间基于除了第一差分信号之外的预定信号调整时钟信号的频率，并且用于在调制之外的周期期间基于第一差分信号调整时钟信号的频率期。版权所有（C）2005，JPO＆NCIPI

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式