会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • Inspection circuit
    • 检查电路
    • JP2004333249A
    • 2004-11-25
    • JP2003128012
    • 2003-05-06
    • Matsushita Electric Ind Co Ltd松下電器産業株式会社
    • IDE YUJIMATSUMOTO ASAKONARUSE KAZUHIRO
    • G01R31/3183G01R31/316H03M1/10
    • PROBLEM TO BE SOLVED: To solve problems that inspection costs for AD converters and DA converters increase as inspection time is lengthened when serially measuring the AD and DA converters, and that the price of an LSI tester rises to increase the inspection cost for the AD and DA converters even if the LSI tester is given a plurality of analog units allowing the AD and DA converters to be measured in parallel by the respective analog units.
      SOLUTION: The DA converters 5 are measured in parallel by means of analog input signal generators 2 fewer than the AD converters 5 by using an analog input signal conversion circuit 4 capable of converting input signals outputted from the signal generators 2 into one or more signals and a digital signal selector circuit 7 capable of selecting/outputting, in an arbitrary order, output signals of the plurality of DA converters 5. The DA converters 15 also uses a conversion circuit 14 and a selector circuit 16.
      COPYRIGHT: (C)2005,JPO&NCIPI
    • 要解决的问题:为了解决AD转换器和DA转换器的检测成本随着AD和DA转换器串行测量时检测时间的延长而增加的问题,LSI测试仪的价格上涨,从而增加了检测成本 AD和DA转换器,即使LSI测试仪被给予多个模拟单元,允许AD和DA转换器由相应的模拟单元并行测量。 解决方案:DA转换器5通过使用能够将从信号发生器2输出的输入信号转换为一个或多个的模拟输入信号转换电路4,通过比AD转换器5少的模拟输入信号发生器2来并行测量 更多信号和数字信号选择电路7能够以任意顺序选择/输出多个DA转换器5的输出信号.DA转换器15还使用转换电路14和选择器电路16。 (C)2005,JPO&NCIPI
    • 2. 发明专利
    • Defect determination method of semiconductor element, defect determination program and defect determining device
    • 半导体元素的缺陷确定方法,缺陷确定程序和缺陷确定装置
    • JP2006105804A
    • 2006-04-20
    • JP2004293470
    • 2004-10-06
    • Matsushita Electric Ind Co Ltd松下電器産業株式会社
    • MATSUMOTO ASAKO
    • G01R31/26
    • PROBLEM TO BE SOLVED: To provide a defect determination method of a semiconductor element, capable of solving the problems, wherein when a signal value by which the frequency of a histogram becomes lower than the prescribed frequency Hs for the first time from the maximum frequency H0 is determined as a defect determining value, margin for element characteristic is not taken at all for the defect determination value, and thereby the yield is lowered by process fluctuation.
      SOLUTION: A data group outputted from a plurality of semiconductor elements 1 is fetched and divided into a plurality of continuous output value sections by a histogram generating part 3, to thereby a histogram is generated. A normal distribution detecting part 4 successively searches for a distribution frequency, based on an output value section where the distribution frequency becomes maximum in the histogram, detects that output value sections, having the distribution frequency lower than a prescribed frequency continue as long as prescribed sections, and detects an output value section, sandwiched between continuous output value sections having the distribution frequency below the prescribed frequency as a normal distribution range. A defect determination value determining part 6 sets the defect determined value, based on the normal distribution range, and a determination part 6 determines the quality of the semiconductor element 1 based on the determined value.
      COPYRIGHT: (C)2006,JPO&NCIPI
    • 要解决的问题:为了提供能够解决问题的半导体元件的缺陷确定方法,其中当直方图的频率从第一次变为低于规定频率Hs的信号值时 最大频率H0被确定为缺陷确定值,对于缺陷确定值,根本不采用元件特性的余量,从而通过过程波动降低产量。 解决方案:从多个半导体元件1输出的数据组通过直方图生成部分3取出并分割成多个连续的输出值部分,从而生成直方图。 正态分布检测部分4基于在直方图中分布频率变为最大的输出值部分连续地搜索分布频率,检测分布频率低于规定频率的输出值部分是否长达规定的部分 并且将具有低于预定频率的分布频率的连续输出值部分之间的输出值部分检测为正常分布范围。 缺陷确定值确定部6基于正常分布范围来设置缺陷确定值,并且确定部6基于所确定的值来确定半导体元件1的质量。 版权所有(C)2006,JPO&NCIPI
    • 3. 发明专利
    • Inspection method of semiconductor integrated circuit
    • 半导体集成电路检测方法
    • JP2005017170A
    • 2005-01-20
    • JP2003184267
    • 2003-06-27
    • Matsushita Electric Ind Co Ltd松下電器産業株式会社
    • IDE YUJIMATSUMOTO ASAKO
    • G01R31/316G01R31/28
    • PROBLEM TO BE SOLVED: To provide an inspection method capable of preventing a measuring circuit which is essentially a nondefective product from being wrongly determined to be a defective product owing to a leakage error, and executing excellently the inspection of a semiconductor integrated circuit in the state where an influence caused by the leakage error is removed to the utmost.
      SOLUTION: The setting of parameters such as sampling frequency and the number of discrete Fourier transform execution data, is changed by a prescribed algorithm, and sampling and the discrete Fourier transform are executed repeatedly. The values of the sampling frequency and the number of the discrete Fourier transform execution data by which the leakage error becomes lower than a prescribed level are found, and the inspection of the semiconductor integrated circuit is performed by using the values.
      COPYRIGHT: (C)2005,JPO&NCIPI
    • 要解决的问题:为了提供一种检查方法,其能够防止由于泄漏误差而将基本上无缺陷的产品的测量电路错误地确定为缺陷产品,并且执行非常好的半导体集成电路的检查 在由泄漏误差引起的影响最大程度地消除的状态下。 解决方案:通过规定的算法改变诸如采样频率和离散付里叶变换执行数据的参数的设置,并重复执行采样和离散傅里叶变换。 找到采样频率和泄漏误差低于规定水平的离散付里叶变换执行数据的数值,并通过使用这些值来执行半导体集成电路的检查。 版权所有(C)2005,JPO&NCIPI
    • 5. 发明专利
    • Semiconductor inspection device and semiconductor inspection method
    • 半导体检测器件和半导体检测方法
    • JP2005300371A
    • 2005-10-27
    • JP2004117637
    • 2004-04-13
    • Matsushita Electric Ind Co Ltd松下電器産業株式会社
    • MATSUMOTO ASAKO
    • G01R31/26
    • PROBLEM TO BE SOLVED: To solve the problems wherein, though an inspection condition of the second inspection part can be extracted, an inspection condition of the first inspection part cannot be extracted correctly, because the first inspection part and the second inspection part are processed by different CPU's in a semiconductor inspection device, and if the inspection condition is extracted at the measuring determination time in operation processing, a different inspection item condition is extracted as the inspection condition of the first inspection part.
      SOLUTION: This device has an information synthesizing means wherein inspection setting information of the first inspection part has label information for discriminating an inspection object, and matching with label information carried by inspection setting information of the second inspection part is performed, and the inspection setting information of the first inspection processing and the inspection setting information of the second inspection processing are synthesized together as common information.
      COPYRIGHT: (C)2006,JPO&NCIPI
    • 解决的问题为了解决第一检查部和第二检查部能够提取第二检查部的检查条件,不能正确地提取第一检查部的检查条件的问题 由半导体检查装置中的不同CPU进行处理,如果在运算处理中的测定判定时间提取检查条件,则提取不同的检查条件作为第一检查部的检查条件。 解决方案:该装置具有信息合成装置,其中第一检查部件的检查设置信息具有用于识别检查对象的标签信息,并且执行与由第二检查部件的检查设置信息携带的标签信息的匹配, 将第一检查处理的检查设定信息和第二检查处理的检查设定信息合成为共同信息。 版权所有(C)2006,JPO&NCIPI
    • 8. 发明专利
    • CHARACTER GENERATOR
    • JPH05188921A
    • 1993-07-30
    • JP192792
    • 1992-01-09
    • MATSUSHITA ELECTRIC IND CO LTD
    • MATSUMOTO ASAKOSEKI MICHIO
    • G09G5/32G09G5/24G09G5/38
    • PURPOSE:To provide the character generator which effectively use a memory area assigned for moved characters by eliminating the load on memory writing software for moved character display. CONSTITUTION:A character signal generating circuit 3 generates a normal character signal 5 with character display data on normal characters which are outputted from a memory 1 and a character signal composing circuit 9 outputs it. A display start signal from a moved character display position circuit 6 and moved character kind character data from a ROM 19 are inputted to a moved character signal generating circuit 7 with externally inputted display position data 4 on the moved characters and a moved character signal 8 is generated there and outputted to the character signal composing circuit 9. The normal character signal 5 and moved character signal 8 are put together by the character signal composing circuit 9 and displayed on a screen. The normal characters and moved characters are distinctively generated, so the load on the software for writing to a memory 1 is reducible.