会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • Semiconductor device and attachment structure of semiconductor element
    • 半导体器件的半导体器件和附件结构
    • JP2014175604A
    • 2014-09-22
    • JP2013049345
    • 2013-03-12
    • Kansai Electric Power Co Inc:The関西電力株式会社
    • HAYASHI TOSHIHIKOIZUMI TORUASANO KATSUNORI
    • H01L21/52H01L23/36H01L23/48
    • H01L2224/32225H01L2224/48091H01L2224/48227H01L2224/73265H01L2924/1301H01L2924/1305H01L2924/13055H01L2924/181H01L2924/19107H01L2924/00014H01L2924/00H01L2924/00012
    • PROBLEM TO BE SOLVED: To provide a semiconductor device in which thermal stress, occurring between a semiconductor element and a support, is relaxed without lowering the thermal conductivity at the connection of the semiconductor element and support, and thereby destruction due to thermal stress can be avoided while ensuring superior heat dissipation.SOLUTION: In a semiconductor device, a groove 21 of a cathode electrode 9 made of Au and a protrusion 22 of a solder layer 4 made of an Au/Sn eutectic alloy are fitted, and the cathode electrode 9 is bonded to an SiC semiconductor laminate 20 on the first bonding surface 9B on the reverse side of the second bonding surface 9A to the solder layer 4, and has ductility higher than that of the solder layer 4. Consequently, when the solder layer 4 is expanded or contracted by heating or cooling, the cathode electrode 9 deforms plastically by receiving a force from the protrusion 22 of the solder layer 4 at the groove 21. By the plastic deformation of the cathode electrode 9, thermal stress occurring between an SiC GTO thyristor element 1 and a support 3 can be relaxed.
    • 要解决的问题:提供半导体元件和支撑体之间发生热应力的半导体器件,而不会降低半导体元件和支撑件的连接处的导热性,从而可以由于热应力而导致的破坏 避免同时确保优异的散热。解决方案:在半导体器件中,安装由Au制成的阴极9的凹槽21和由Au / Sn共晶合金制成的焊料层4的突起22,并且阴极电极9 在第二接合面9A的相反侧的第一接合面9B上与焊料层4接合到SiC半导体层叠体20,并且具有比焊料层4更高的延展性。因此,当焊料层4为 通过加热或冷却而膨胀或收缩,阴极电极9通过在槽21处接收来自焊料层4的突起22的力而塑性变形。通过塑性变形 阴极电极9的离子,可以放松在SiC GTO晶闸管元件1和支撑体3之间产生的热应力。
    • 5. 发明专利
    • Semiconductor device
    • 半导体器件
    • JP2011061139A
    • 2011-03-24
    • JP2009211793
    • 2009-09-14
    • Kansai Electric Power Co Inc:The関西電力株式会社
    • HAYASHI TOSHIHIKOIZUMI TORUSUGAWARA YOSHITAKA
    • H01L23/36H01L23/08
    • PROBLEM TO BE SOLVED: To provide a semiconductor device capable of preventing the occurrence of a crack on an insulating substrate of a package with a simple structure. SOLUTION: The semiconductor device includes a package having a ceramic substrate 32 with a semiconductor element mounted thereon, and a metal base plate 31 with the ceramic substrate 32 joined to a main plane 31a. On a side face side of the ceramic substrate 32, an inclined plane 32c is formed which has a distance to the main plane 31a of the metal base plate 31 gradually increased toward the outside from an edge in contact with the metal base plate 31, and an angle formed by the inclined plane 32c and the main plane 31a of the metal base plate 31 is acute. COPYRIGHT: (C)2011,JPO&INPIT
    • 解决的问题:提供能够以简单的结构防止在封装的绝缘基板上发生裂纹的半导体器件。 解决方案:半导体器件包括具有安装在其上的半导体元件的陶瓷基板32的封装以及与主平面31a连接的陶瓷基板32的金属基板31。 在陶瓷基板32的侧面形成有与金属基板31接触的边缘向金属基板31的主面31a延伸的距离逐渐增大的斜面32c, 由倾斜平面32c和金属基板31的主平面31a形成的角度是锐角的。 版权所有(C)2011,JPO&INPIT