会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明专利
    • Semiconductor device
    • 半导体器件
    • JP2011134984A
    • 2011-07-07
    • JP2009295035
    • 2009-12-25
    • Fuji Electric Co Ltd富士電機株式会社
    • YAMADA TADANORI
    • H01L29/78H01L21/822H01L27/04
    • PROBLEM TO BE SOLVED: To provide a semiconductor device that can be improved in trade-off between electromagnetic noise and turn-off loss. SOLUTION: The electromagnetic-wave noise is reduced, by making the charging/discharging time constant τ of a gate large by making the resistance of a gate lead-out part 40 (gate lead-out wiring 9 and a contact part 13 between the gate lead-out wiring 9 and a gate runner 15), the resistance of a gate electrode 5, and gate capacity Cg large at some of cells, and by suppressing dv/dt of an overshoot part by making a fall of a current in a small-current region gentle. The trade-off between the electromagnetic noise and turn-off loss is improved by suppressing the turn-off loss by making a fall in a large-current region steep. COPYRIGHT: (C)2011,JPO&INPIT
    • 要解决的问题:提供可以改善电磁噪声和关断损耗之间的折衷的半导体器件。 解决方案:通过使栅极引出部分40(栅极引出布线9和接触部分13)的电阻使栅极的充电/放电时间常数τ变大,可以减小电磁波噪声 在栅极引出布线9和栅极流道15之间),栅电极5的电阻和栅极电容Cg在一些单元处大,并且通过使电流下降来抑制过冲部分的dv / dt 在小流行地区温柔。 电磁噪声和关断损耗之间的折衷通过使大电流区域下降而抑制关断损耗来提高。 版权所有(C)2011,JPO&INPIT
    • 4. 发明专利
    • Solar battery device
    • 太阳能电池装置
    • JP2014011386A
    • 2014-01-20
    • JP2012148584
    • 2012-07-02
    • Fuji Electric Co Ltd富士電機株式会社
    • YAMADA TADANORI
    • H01L31/04H03K17/24
    • Y02E10/50
    • PROBLEM TO BE SOLVED: To provide a solar battery device having a simple configuration capable of easily and surely improving power generation efficiency of a solar cell module composed of a plurality of solar cell arrays connected in series.SOLUTION: A solar battery device includes a bypass circuit which is connected in parallel with each of a plurality of solar cell arrays composing a solar cell module to form a current bypass path for a solar cell array which does not generate an electromotive force. The bypass circuit comprises: a depression type FET for bypassing whose source and drain are connected between output ends of the solar cell array; a voltage detection circuit which is composed of first to third capacitors connected in series and is connected between the output ends of the solar cell array to divide and detect the electromotive force of the solar cell array; and a bypass control circuit which applies charging voltage of the second capacitor in the voltage detection circuit between the source and a gate of the depression type FET to turn off the depression type FET.
    • 要解决的问题:提供一种太阳能电池装置,其具有能够容易且可靠地提高由串联连接的多个太阳能电池阵列构成的太阳能电池模块的发电效率的简单结构。解决方案:太阳能电池装置包括旁路 电路,其与构成太阳能电池模块的多个太阳能电池阵列中的每一个并联连接,以形成不产生电动势的太阳能电池阵列的电流旁路。 旁路电路包括:用于旁路的抑制型FET,其源极和漏极连接在太阳能电池阵列的输出端之间; 电压检测电路,由串联连接的第一至第三电容器组成,并连接在太阳能电池阵列的输出端之间,以分隔和检测太阳能电池阵列的电动势; 以及旁路控制电路,其将所述第二电容器的充电电压施加在所述按压型FET的源极和栅极之间的电压检测电路中,以截止所述抑制型FET。
    • 6. 发明专利
    • OVERCURRENT PROTECTING CIRCUIT OF SEMICONDUCTOR DEVICE
    • JPH08195662A
    • 1996-07-30
    • JP459095
    • 1995-01-17
    • FUJI ELECTRIC CO LTD
    • YAMADA TADANORI
    • H03K17/78H03K17/08
    • PURPOSE: To make operation accurate by securely detecting an overcurrent for protecting the semiconductor device and stabilizing the potential of a control terminal to a reference potential point. CONSTITUTION: The source of a MOS transistor(TR) as the semiconductor device 10 is connected directly to a ground potential point as the reference potential point E of operation to stabilize the potential at a control terminal Tc. Then a parallel circuit of a diode 20 and a light emitting diode 30 is connected to the drain side of the semiconductor device 10 in series and a current I is shunt to the both, thereby setting a detected value of the overcurrent at, for example, their shunt ratio. A phototransistor is connected as a light receiving element 40 between the control terminal Tc and source and optically coupled with the light emitting diode 30. Consequently, when the overcurrent is detected through the light emission of the light emitting diode 30, the light receiving element 40 is placed in operation with the emitted light L to turn OFF, for example, the semiconductor device 10, thereby eliminating the overcurrent state.
    • 7. 发明专利
    • MIS SEMICONDUCTOR DEVICE AND CONTROLLING METHOD THEREOF
    • JPH08321602A
    • 1996-12-03
    • JP12694795
    • 1995-05-26
    • FUJI ELECTRIC CO LTD
    • YAMADA TADANORI
    • H01L29/78
    • PURPOSE: To simultaneously realize both characteristics of rapid switching characteristics and low on-resistance characteristics in an insulating gate type field effect transistor. CONSTITUTION: Two gate electrode layers 27 and 26 of a MOSFET are formed through an insulating film and selectively used, that is, the gate electrode 27 is used for switching in the turn-on and turn-off times while the gate electrode 26 is used for on-state only. In such a constitution, if the gate electrode 27 of a small Miller capacitance between the gate electrode and a silicon substrate is used, the switching rate can be increased while if the gate electrode 26 having a thin gate oxide film is used, the on-resistance in the normal state is lowered. Furthermore, in the turn-on time, after turning on by feeding a gate signal to the gate electrode 27, the gate signal is given to the gate electrode 26. Contrarily, in the turn off time, firstly, after turning off the gate signal fed to the electrode 26, the gate signal fed to the gate electrode 27 is turned off.
    • 9. 发明专利
    • OVERVOLTAGE CLAMPING CIRCUIT FOR SEMICONDUCTOR DEVICE
    • JPH07288456A
    • 1995-10-31
    • JP17057394
    • 1994-07-22
    • FUJI ELECTRIC CO LTD
    • YAMADA TADANORI
    • H01L29/78H03K17/08
    • PURPOSE:To enable protection of a protective semiconductor device from a overvoltage generated at the time of turn-off by providing an overvoltage detection circuit between the control input terminal and the output terminal of the protective semiconductor device. CONSTITUTION:When the overvoltage is generated at the turn-off process of a main semiconductor device 1 to be ON/OFF controlled and a voltage between terminals D and S of the protective semiconductor device 1 exceeds the avalanche yield voltage of an overvoltage detecting diode 13, an overvoltage detection circuit 12 is operated and the device 11 is turned on. Therefore, electro-magnetic energy stored in a inductive load 8 is discharged through the device 11 to the GND, and the overvoltage impressed between the output terminals of the device 11 and the device 1 parallelly connected to this device 11 and the GND can be clamped lower than the avalanche yield voltage of the diode 13. On the other hand, an overvoltage clamp circuit 10 sets the value of an input potential specifying resistor 15 optimumly for the clamping operation, the overvoltage clamping operation can be executed regardlessly of the switching frequency of the device 1 and at the same time, the device 11 can instantaneously discharge the stored electromagnetic energy of the load.