专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

EP1060563A4 METHOD AND APPARATUS FOR COMPENSATING FOR DELAYS IN MODULATOR LOOPS 审中-公开
标题翻译：方法及装置延迟补偿IN调制器磨
公开(公告)号：EP1060563A4
公开(公告)日：2008-12-31
申请号：EP99905754
申请日：1999-02-05
申请人： TRIPATH TECHNOLOGY INC
发明人： DELANO CARY L , TRIPATHI ADYA S
IPC分类号： H03K7/00 , H03K7/08 , H01Q11/12 , H02M7/5395 , H03C1/06 , H03F1/02 , H03F3/217 , H04B1/04 , H04B1/10
CPC分类号： H03F3/217 , H03C1/06 , H03K7/08 , H03M3/37 , H03M3/432
摘要： A modulator loop (700) designed to operate in a frequency range of interest is described. The loop (704) includes a loop output terminal and a switching stage, the output of which is coupled to the loop output terminal. The switching stage (704) has a first delay associated therewith. The output of a modulator stage is coupled to the input of the switching stage. A first feedback path is coupled between the loop output terminal and the feedback input of the modulator stage. A feedback filter is coupled between the output of the modulator stage and the feedback input of the modulator stage which compensates for the first delay. The feedback filter (708) is operable to transmit frequencies outside the frequency range of interest and attenuate frequencies in the frequency range of interest.

2. 发明公开

EP1119900A4 METHODS AND APPARATUS FOR REDUCING MOSFET BODY DIODE CONDUCTION IN A HALF-BRIDGE CONFIGURATION 审中-公开
标题翻译：方法和装置以降低车身线条一个半桥配置
公开(公告)号：EP1119900A4
公开(公告)日：2008-07-02
申请号：EP99949858
申请日：1999-09-24
申请人： TRIPATH TECHNOLOGY INC
发明人： BERG STEVEN K , DELANO CARY L
IPC分类号： H02M7/537 , H03K17/082 , H03K17/16 , H03K17/687 , H03L7/093
CPC分类号： H03K17/0822 , H02M7/5387 , H02M2001/0045 , H02M2001/0048 , H02M2003/1555 , Y02B70/1491
摘要： Methods and apparatus for operating first (M1) and second (M2) switches arranged in a half-bridge configuration are described. One of the first and second gate voltages is controlled such that the corresponding one of the first and second switches operates as a constant current source.

3. 发明公开

EP1099303A4 METHOD AND APPARATUS FOR CONTROLLING AN AUDIO SIGNAL LEVEL 审中-公开
标题翻译：方法和装置用于控制音频信号电平
公开(公告)号：EP1099303A4
公开(公告)日：2004-07-07
申请号：EP99948313
申请日：1999-09-17
申请人： TRIPATH TECHNOLOGY INC
发明人： LLEWELLYN WILLIAM D , DELANO CARY L
IPC分类号： H03G3/10 , H03G1/00 , H03G3/00 , H03G3/30
CPC分类号： H03G3/001 , H03G1/0088
摘要： A control circuit (200) for controlling a level of an audio signal and transmitting the signal to an amplifier (AMP2) is described. The control circuit is based on an R-2R resistor network having a plurality of resistor nodes. A plurality of switches (S1, S2) alternately connects each of the plurality of resistor nodes to one of a plurality of low impedance nodes and a low impedance input node associated with the amplifier. Switch control circuitry (202) selectively controls the plurality of switches to transmit the audio signal to the low impedance input node.

4. 发明公开

EP1221195A4 METHODS AND APPARATUS FOR NOISE SHAPING A MIXED SIGNAL POWER OUTPUT 审中-公开
标题翻译： VERFAHREN UND VORRICHTUNG ZUR RAUSCHFORMUNG DER AUSGANGSLEISTUNG EINES GEMISCHTEN SIGNALS
公开(公告)号：EP1221195A4
公开(公告)日：2005-10-26
申请号：EP00915985
申请日：2000-03-01
申请人： TRIPATH TECHNOLOGY INC
发明人： DELANO CARY L , TRIPATHI ADYA S
IPC分类号： H03F3/68 , H03F1/02 , H03F1/32 , H03F3/217 , H03F3/72 , H03F1/36 , H03F21/00
CPC分类号： H03F3/217 , H03F3/2171 , H03F3/2175 , H03F3/72 , H03F2200/331
摘要： A signal processing circuit (300) and method for processing an input signal are described. The circuit includes a frequency selective network (312), an amplification stage (302, 304), and at least one continuous-time feedback path from the output of the amplification stage (302, 304) to the frequency selective network (312). The amplification stage (302, 304) includes a switching amplifier (302) and an analog amplifier (304). Switching circuitry (314, 316, 318) alternately enables the switching (302) and analog amplifiers (304) for processing of the input signal.
摘要翻译：描述用于处理输入信号的信号处理电路和方法。该电路包括频率选择网络，放大级以及从放大级的输出到频率选择性网络的至少一条连续时间反馈路径。放大级包括开关放大器和模拟放大器。开关电路交替地使能开关和模拟放大器来处理输入信号。

5. 发明公开

EP0998795A4 METHOD AND APPARATUS FOR PERFORMANCE IMPROVEMENT BY QUALIFYING PULSES IN AN OVERSAMPLED, NOISE-SHAPING SIGNAL PROCESSOR 失效
标题翻译：提高性能的凭资质IN A脉冲的方法和装置的过采样噪声整形信号处理器
公开(公告)号：EP0998795A4
公开(公告)日：2004-03-17
申请号：EP98937027
申请日：1998-07-20
申请人： TRIPATH TECHNOLOGY INC
发明人： TRIPATHI ADYA S , DELANO CARY L
IPC分类号： H03M3/02 , H04B14/06
CPC分类号： H04B14/06 , H03M3/376 , H03M3/43 , H03M3/454
摘要： An oversampled, noise shaping signal processor (300) is described having at least one integrator stage (306) in the loop. A sampling stage (310) is connected coupled to the at least one integrator stage. The sampling stage samples an analog signal at a sample frequency. Qualification logic (318) coupled to the sampling stage receives a pulse waveform therefrom, and ensures that signal transitions in the pulse waveform occur more than a first time period apart and that the waveform can therefore be handled by, for example, a power switching device (312). A switching stage (312) in the loop is coupled to the qualification logic. The signal processor (300) has a feedback path from the output of the switching stage (312) to the input of the at least one integrator stage (306) thereby closing the loop.
摘要翻译：功率开关器件的过渡时间最终限制了寻求设备可被切换的速率。因为不可接受窄脉冲的发生是在对过采样，噪声整形信号处理器比较少见，寻求窄脉冲的消除是通过在调制器环路中使用的电路的哪些约束转变之间的时间为大于或等于引入一些最小时间周期，这又提供了平滑的接口功率开关器件。然而，由于通过该脉冲鉴定电路引入的延迟的，调制器回路采样频率增大到处理任何所得的不稳定性。因此，为了过采样，噪声整形信号处理器描述了具有在反馈回路中的至少一个积分器级。在反馈回路中的采样阶段被耦合到所述至少一个积分器级。采样阶段样品在采样频率的模拟信号。耦合到所述采样级资格逻辑接收来自一个脉冲波形那里，并确保没有在脉冲波形的信号转变发生大于第一时间段更开，并做了波形因此可以通过，例如，电力开关设备来处理。在反馈回路中的开关级被耦合到所述逻辑的资格。该信号处理器具有从开关级的输出到所述至少一个积分器级从而闭合反馈回路的输入端的反馈路径。

6. 发明公开

EP1166437A4 POWER EFFICIENT LINE DRIVER 审中-公开
标题翻译： LEISTUNGSEFFIZIENTER LEITUNGSTREIBER
公开(公告)号：EP1166437A4
公开(公告)日：2002-08-14
申请号：EP00912098
申请日：2000-03-01
申请人： TRIPATH TECHNOLOGY INC
发明人： AHUJA BHUPENDRA K , DELANO CARY L , TRIPATHI ADYA S
IPC分类号： H03F1/34 , H03F1/02 , H03H11/12 , H04L25/02 , H03F1/36
CPC分类号： H03F1/0244 , H03F2200/331 , H03H11/1217
摘要： A signal processing circuit (400) is described including a frequency selective network (402-0 to 402-(n-1)) in a feedback loop. An analog-to-analog converter (408) in the feedback loop is coupled to the frequency selective network (402-2 to 402-(n-1)). A continuous-time feedback path (406) provides feedback from the output terminal of the analog-to-analog converter (408) to the frequency selective network (402-2 to 402-(n-1)).
摘要翻译：描述了包括反馈回路中的频率选择性网络（402-0至402-（n-1））的信号处理电路（400）。反馈回路中的模拟 - 模拟转换器（408）耦合到频率选择性网络（402-2到402-（n-1））。连续时间反馈路径（406）提供从模拟到模拟转换器（408）的输出端到频率选择性网络（402-2到402-（n-1））的反馈。

7. 发明公开

EP0906659A4 OVERSAMPLED, NOISE-SHAPING, MIXED-SIGNAL PROCESSOR 失效
标题翻译： ÜBERABTASTENDERRAUSCHFORMENDER PROZESSORFÜRGEMISCHTE SIGNALE
公开(公告)号：EP0906659A4
公开(公告)日：2002-05-08
申请号：EP97926821
申请日：1997-05-28
申请人： TRIPATH TECHNOLOGY INC
发明人： TRIPATHI ADYA S , DELANO CARY L
IPC分类号： H03F1/38 , H03F1/34 , H03F3/217 , H03M3/02
CPC分类号： H03F3/217 , H03F2200/331 , H03M3/344 , H03M3/358 , H03M3/43 , H03M3/438
摘要： A signal processing circuit is provided which includes a frequency selective network (314) in a feedback loop for noise shaping purposes. A sampling analog-to-digital converter (318) in the feedback loop operates at a sampling frequency substantially above the Nyquist frequency. A switching device (312) is driven by the sampling analog-to-digital converter and produces a continuous-time output signal which is continuously monitored by and fed back to the frequency selective network (314) for noise and distorsion correction in the feedback loop. State feedback (i.e., digital or sampled) of the output of the analog-to-digital converter may also be employed in combination with the continuous-time feedback of the switching output.
摘要翻译：提供了一种信号处理电路，其包括用于噪声整形目的的反馈环路中的频率选择网络。反馈环路中的采样模数转换器以基本上高于奈奎斯特频率的采样频率工作。开关器件由采样模数转换器驱动，并产生连续监视和反馈给频率选择网络的连续时间输出信号，用于反馈回路中的噪声和失真校正。这与仅采用状态反馈的传统技术形成对比。模数转换器的输出的状态反馈（即，数字或采样）也可以与开关器件输出的连续时间反馈结合使用。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式