会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明公开
    • MIXER ARCHITECTURES
    • MISCHERARCHITECTUREN
    • EP3116121A1
    • 2017-01-11
    • EP16184401.4
    • 2009-10-30
    • QUALCOMM Incorporated
    • KHATRI, HimanshuLIU, Li
    • H03D7/14
    • Techniques for designing a single-balanced mixer coupled to a dummy portion with a dummy load to improve noise rejection. In an aspect, a single-ended signal (RF) from a stage preceding the mixer, e.g., a low-noise amplifier (LNA), is coupled to the input of the single-balanced mixer to be mixed with a local oscillator (LO) signal. A dummy portion replicating the topology of the single-balanced mixer is coupled to the single-balanced mixer to improve noise rejection, with the LO signal also provided to the dummy portion. The input of the dummy portion may be coupled, e.g., to a dummy load, which is designed to replicate the loading characteristics of the preceding stage, e.g., the LNA.
    • 用于设计耦合到具有虚拟负载的虚拟部分以改善噪声抑制的单平衡混频器的技术。 在一个方面,来自混频器之前的级(例如低噪声放大器(LNA))的单端信号(RF)耦合到单平衡混频器的输入端,以与本地振荡器(LO )信号。 将单平衡混频器的拓扑复制的虚拟部分耦合到单平衡混频器以改善噪声抑制,同时LO信号也提供给虚拟部分。 虚拟部分的输入可以例如耦合到虚拟负载,其被设计为复制前一级的负载特性,例如LNA。
    • 5. 发明公开
    • MIXER ARCHITECTURES
    • 混合器架构
    • EP2351208A2
    • 2011-08-03
    • EP09749276.3
    • 2009-10-30
    • QUALCOMM Incorporated
    • KHATRI, HimanshuLIU, Li
    • H03D7/14
    • H03D7/1441H03D7/1433H03D7/1466H03D2200/0043
    • Techniques for designing a single-balanced mixer coupled to a dummy portion with a dummy load to improve noise rejection. In an aspect, a single-ended signal (RF) from a stage preceding the mixer, e.g., a low-noise amplifier (LNA), is coupled to the input of the single-balanced mixer to be mixed with a local oscillator (LO) signal. A dummy portion replicating the topology of the single-balanced mixer is coupled to the single-balanced mixer to improve noise rejection, with the LO signal also provided to the dummy portion. The input of the dummy portion may be coupled, e.g., to a dummy load, which is designed to replicate the loading characteristics of the preceding stage, e.g., the LNA.
    • 用虚拟负载设计耦合到虚拟部分的单平衡混频器以改善噪声抑制的技术。 在一个方面,来自混频器之前的级(例如低噪声放大器(LNA))的单端信号(RF)耦合到单平衡混频器的输入端以与本地振荡器(LO )信号。 复制单平衡混频器的拓扑结构的虚拟部分耦合到单平衡混频器以改善噪声抑制,LO信号也提供给虚拟部分。 虚设部分的输入可以例如耦合到虚设负载,虚设负载被设计为复制前级的负载特性,例如LNA。
    • 10. 发明公开
    • CURRENT-MODE BUFFER WITH OUTPUT SWING DETECTOR FOR HIGH FREQUENCY CLOCK INTERCONNECT
    • STR US ER ER UNG UNG UNG UNG UNG UNG UNG UNG UNG UNG UNG UNG UNG UNG UNG UNG UNG UNG UNG UNG UNG
    • EP2974020A1
    • 2016-01-20
    • EP14715182.3
    • 2014-03-11
    • Qualcomm Incorporated
    • PARK, DongminLIU, LiRONG, Sujiang
    • H03K5/08H03K6/02
    • H03K5/08H03K6/02
    • A high-speed current-mode clock driver includes feedback circuitry to maintain the voltage swing of a biasing node within a defined range. The current-mode clock driver includes a PMOS and an NMOS transistor receiving an oscillating signal at their gate terminals. The drain terminals of the PMOS and NMOS transistors are respectively coupled to input terminals of first and second variable conductivity circuits whose output terminals are coupled to a common node. A control circuit increases the conductivities of the first and second variable conductivity circuits in response to decreases in voltage swing of the common node, and decreases the conductivities of the first and second variable conductivity circuits in response to increases in voltage swing of the common node. The first and second variable conductivity circuits are optionally PMOS and NMOS transistors respectively.
    • 高速电流模式时钟驱动器包括反馈电路,以将偏置节点的电压摆幅保持在限定的范围内。 电流模式时钟驱动器包括在其栅极端子处接收振荡信号的PMOS和NMOS晶体管。 PMOS和NMOS晶体管的漏极端子分别耦合到输出端耦合到公共节点的第一和第二可变电导率电路的输入端。 控制电路响应于公共节点的电压摆幅的减小而增加第一和第二可变电导率电路的电导率,并且响应于公共节点的电压摆幅的增加而降低第一和第二可变电导率电路的电导率。 第一和第二可变电导率电路分别是PMOS和NMOS晶体管。