会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明公开
    • SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
    • HALBLEITERBAUELEMENT UND VERFAHREN ZU SEINER HERSTELLUNG
    • EP1363332A4
    • 2006-08-16
    • EP01906190
    • 2001-02-21
    • MITSUBISHI ELECTRIC CORP
    • MINATO TADAHARUNITTA TETSUYA
    • H01L29/78H01L21/265H01L21/266H01L21/336H01L29/06
    • H01L29/7824H01L21/26586H01L21/266H01L29/0619H01L29/0634H01L29/0649H01L29/0653H01L29/0834H01L29/66712H01L29/7802H01L29/7823
    • A semiconductor device has a pn repetition structure in which a structure having a p-type impurity region (4) and an n-type drift region (3) is repeated two or more times. Alow concentration region that is either the p-type impurity region (4) or the n-type drift region (3) located at an outermost portion of the pn repetition structure have the lowest impurity concentration or the smallest amount of overall effective charge among all of the p-type impurity regions (4) and the n-type drift regions (3) that constitute the pn repetition structure. With this structure, the main breakdown voltage of, especially, a power semiconductor device having a device breakdown voltage of a wide range of 20 6,000V utilizing three-dimensional multiple RESURF principle can be improved, and the trade-off relation between the main breakdown voltage and the ON resistance can also be improved. As a result, the semiconductor device of low power consumption, small chip size, and low cost is fabricated. Besides, by adopting trenches of DLT (dotted line trench) structure and using a corresponding manufacturing method, a semiconductor device of further lower cost and better yield can be fabricated.
    • 半导体器件具有pn重复结构,其中具有p型杂质区(4)和n型漂移区(3)的结构重复两次或更多次。 作为位于pn重复结构的最外部分的p型杂质区域(4)或n型漂移区域(3)的低浓度区域具有最低的杂质浓度或总体有效电荷的最小量 构成pn重复结构的p型杂质区域(4)和n型漂移区域(3)。 利用这种结构,可以改善利用三维多重RESURF原理的器件击穿电压宽范围为20-6,000V的功率半导体器件的主击穿电压,并且主击穿之间的折衷关系 电压和导通电阻也可以得到改善。 结果,制造了低功耗,小芯片尺寸和低成本的半导体器件。 此外,通过采用DLT(虚线沟槽)结构的沟槽并使用相应的制造方法,可以制造成本更低且成品率更高的半导体器件。