专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

EP3038257A4 RECONFIGURABLE DELAY CIRCUIT, DELAY MONITOR CIRCUIT USING SAID DELAY CIRCUIT, VARIATION CORRECTION CIRCUIT, VARIATION MEASUREMENT METHOD, AND VARIATION CORRECTION METHOD 有权
标题翻译： REKONFIGURIERBAREVERZÖGERUNGSSCHALTUNG，VERZÖGERUNGSMONITORSCHALTUNGUNTER VERWENDUNG DER BESAGTENVERZÖGERUNGSSCHALTUNG，VARIATIONSKORREKTURSCHALTUNG，VARIATIONSMESSVERFAHREN UND VARIATIONSKORREKTURVERFAHREN
公开(公告)号：EP3038257A4
公开(公告)日：2017-08-09
申请号：EP14838727
申请日：2014-07-29
申请人： JAPAN SCIENCE & TECH AGENCY
发明人： ONODERA HIDETOSHI , A K M MAHFUZUL ISLAM
IPC分类号： H03K5/134 , G01R31/28 , H03K3/03 , H03K5/04
CPC分类号： H03K5/134 , G01R31/2882 , H03K2005/00019
摘要： A delay circuit (10) contains a first inversion circuit including a pull-up circuit (2) and a pull-down circuit (3), and a second inversion circuit including a pull-up circuit (4) and a pull-down circuit (5). The delay circuit further contains a first pass transistor (6) connected in series to the pull-up circuit in the first inversion circuit between a power supply potential and an output node (Out), a second pass transistor (7) connected in series to the pull-down circuit in the first inversion circuit between a ground potential and the output node, a third pass transistor (8) connected in series between the input node (In) and the pull-up circuit in the second inversion circuit, and a fourth pass transistor (9) connected in series between the input node and the pull-down circuit in the second inversion circuit. A delay characteristic of the delay circuit is changed by a combination of control signals (C1 to C4) applied to gates of the first to fourth pass transistors.
摘要翻译：延迟电路（10）包含具有上拉电路（2）和下拉电路（3）的第一反相电路以及包括上拉电路（4）和下拉电路（3）的第二反相电路（5）。延迟电路还包括串联连接到电源电位和输出节点（Out）之间的第一反相电路中的上拉电路的第一传输晶体管（6），串联连接到第二传输晶体管在地电位和输出节点之间的第一反相电路中的下拉电路，串联连接在输入节点（In）和第二反相电路中的上拉电路之间的第三传输晶体管（8），以及第四传输晶体管（9）串联连接在第二反相电路中的输入节点和下拉电路之间。通过施加到第一至第四通过晶体管的栅极的控制信号（C1至C4）的组合来改变延迟电路的延迟特性。

IPRDB

热门服务

关于我们

友情链接

联系方式