会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明公开
    • Folded bit line-shared sense amplifiers
    • GeteilteLeseverstärkerfürgefaltete Bit-Leitungen。
    • EP0049990A2
    • 1982-04-21
    • EP81304614.1
    • 1981-10-05
    • INMOS CORPORATION
    • Eaton, Sargent Sheffield, Jr.Wooten, Rudolph
    • G11C11/24
    • G11C11/4097G11C11/409G11C11/4091
    • For sensing the logic state of an accessed memory cell in a dynamic MOS random access memory, a shared sense amplifier (14) is positioned between and coupled to first and second bit lines (A,B) via first and second isolation transistors (10,12) and is also positioned between and coupled to third and fourth bit lines (C,D) via third and fourth isolation transistors (16,18). In use, a memory cell capacitor (26) is coupled to a selected bit line (A) and a dummy cell capacitor (C D ) is coupled to the adjacent bit line (B). A decoding circuit (64,76) selectively activates the shared sense amplifier (14) to sense a voltage difference between the bit lines and to latch into a corresponding logic state for reading by inputoutput buss lines (17,19). After the logic state is read, the circuit (64,76) enables the memory cell capacitor (26) to be refreshed for further sensing.
    • 为了感测动态MOS随机存取存储器中访问的存储单元的逻辑状态,共享读出放大器(14)位于第一和第二位线(A,B)之间,并通过第一和第二隔离晶体管(10, 并且还经由第三和第四隔离晶体管(16,18)定位并耦合到第三和第四位线(C,D)。 在使用中,存储单元电容器(26)耦合到所选择的位线(A),并且虚设单元电容器(CD)耦合到相邻位线(B)。 解码电路(64,76)选择性地激活共享读出放大器(14)以感测位线之间的电压差,并锁存到用于由输入/输出母线(17,19)读取的相应逻辑状态。 在读取逻辑状态之后,电路(64,76)使存储单元电容器(26)被刷新以用于进一步的感测。