会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 82. 发明公开
    • Anti-bridging solder ball collection zones
    • Überbrückungsschutzzonenzur Aufnahme vonLötkugeln
    • EP0964609A1
    • 1999-12-15
    • EP99304262.1
    • 1999-06-01
    • Ford Motor Company
    • McMillian, Richard KeithJairazbhoy, Vivek Amir
    • H05K3/34
    • H05K3/3442H01L2224/10175H01L2924/384H01L2924/3841H05K1/111H05K3/3452H05K2201/0939H05K2201/0989H05K2201/10636H05K2201/10689Y02P70/611Y02P70/613
    • There is disclosed herein a printed circuit board (PCB) having improved resistance against solder bridging and component decentring/tombstoning. The PCB comprises: a substrate 10 having a top surface 12; at least two mounting pads 14 disposed on the top surface in matched relation with terminations 26 of an electronic component 24; and a solder mask 16 disposed on the top surface and having at least two apertures 18 therethrough, wherein each aperture generally conforms in shape with and is arranged about a respective one of the mounting pads 14. Each aperture 18 has at least one inner aperture edge 22i generally within a projected footprint F of the electronic component and at least one outer aperture edge 220 generally outside the footprint F. Each aperture 18 includes a notch 20 in one or more of the at least one outer aperture edge 220, wherein each notch 20 extends generally outward from its respective mounting pad 14. The notch 20 provides a reservoir in the solder mask aperture 18 about each pad 14, into which flux, other solder paste effluents, and solder balls may be channelled and remain contained.
    • 这里公开了一种印刷电路板(PCB),其具有改进的耐焊接桥接和元件偏心/墓碑的电阻。 PCB包括:具有顶表面12的基板10; 至少两个安装焊盘14,其以与电子部件24的端子26相匹配的方式设置在顶表面上; 以及设置在顶表面上并且具有穿过其中的至少两个孔18的焊接掩模16,其中每个孔基本上与形状相配合并围绕相应的一个安装焊盘14布置。每个孔18具有至少一个内孔边缘 22i通常在电子部件的投影占地面积F内和通常在封面F外部的至少一个外部孔边缘220.每个孔口18包括位于至少一个外部孔口边缘220中的一个或多个中的凹口20,其中每个凹口20 凹槽20围绕每个焊盘14在焊料掩模孔18中提供储存器,焊剂,其它焊膏流出物和焊球可被引导并保持在其中。
    • 83. 发明公开
    • Method of producing a multi-layer ceramic substrate
    • Herstellungsmethode eines Mehrlagensubstrates
    • EP0962968A2
    • 1999-12-08
    • EP99110289.8
    • 1999-05-27
    • Murata Manufacturing Co., Ltd.
    • Sakamoto, Sadaaki, c/o (A170) Int. Prop. Dept.Sunahara, Hirofumi, c/o (A170) Int. Prop. Dept.Nishide, Mitsuyoshi, c/o (A170) Int. Prop. Dept.
    • H01L21/48
    • H05K1/186H01L21/4857H05K1/0306H05K1/16H05K3/4629H05K2201/10636Y02P70/611
    • The invention provides a method of producing a multi-layer ceramic substrate comprising a laminated member having a plurality of ceramic layers made of a ceramic insulating material and a wiring conductor, comprising the steps of: preparing a raw compact (1g) having the plurality of the laminated ceramic green sheets (2g - 8g) containing the ceramic insulating material and the wiring conductor (13 - 18); providing raw sheet type bases (48, 49) on the principal plane at both ends with respect to the lamination direction of the raw compact (1g), the raw sheet type bases (48, 49) containing a ceramic not to be sintered at the baking temperature of the raw compact (1g); baking the raw compact (1g) in the state interposed between the sheet type bases (48, 49) so as to obtain the laminated member; and eliminating the unsintered sheet type bases (48, 49); wherein the heat expansion coefficient difference of the sheet type bases (48, 49) and the laminated member after baking is 2.5 × 10 -6 degK -1 or more.
    • 本发明提供一种制造多层陶瓷基板的方法,该多层陶瓷基板包括具有由陶瓷绝缘材料和布线导体制成的多个陶瓷层的层叠构件,其包括以下步骤:制备具有多个 含有陶瓷绝缘材料的层压陶瓷生片(2g-8g)和布线导体(13-18); 在原料(1g)的层叠方向的两端的主面上设置原料片型基材(48,49),含有未烧结的陶瓷的原料片型基体(48,49) 原料的烘烤温度(1g); 在插入在片状基座(48,49)之间的状态下烘烤原料(1g),以获得层压构件; 并除去未烧结的片状基底(48,49)。 其特征在于,所述片状基体(48,49)与所述层叠体的烘烤后的热膨胀系数差为2.5×10 -6 degK -1以上。
    • 84. 发明公开
    • ASYMMETRIC RESISTOR TERMINAL
    • 不公平的WIDERSTANDSKONTAKT
    • EP0852059A4
    • 1999-08-11
    • EP96945302
    • 1996-12-23
    • EMC TECHNOLOGY INC
    • MAZZOCHETTE JOSEPH B
    • H01C1/142H01C17/00H05K1/02H05K3/34H01C1/012
    • H01C1/142H01C17/006H05K1/0201H05K3/3442H05K2201/09381H05K2201/09427H05K2201/10469H05K2201/10636Y02P70/611Y02P70/613
    • A chip resistor (30) includes a substantially rectangular substrate (32) of an insulating material having opposed substantially flat top and bottom surfaces (34, 36) and edges (38) extending between the top and bottom surfaces (34, 36). A layer (40) of a resistance material is on the top surface (34) of the substrate (32). Separate termination layers (42, 44) of a conductive material are on the top surface (34) of the substrate (30) and contact the resistance layer (40) at opposite end thereof. Each of the termination layers (42, 44) extends across an edge of the substrate and over a portion of the bottom surface (36) of the substrate (30). The total area of the portions (42b, 44b) of the termination layers (42, 44) on the bottom surface (36) of the substrate (30) is greater than the total area of the portions (42a, 44a) of the termination layers (42, 44) on the top surface (34) of the substrate (30) so that the spacing between the ends of the portions (42b, 44b) of the termination layers (42, 44) on the bottom surface (36) of the substrate (30) is smaller than the spacing between the ends of the portions (42a, 44a) of the termination layers (42, 44) on the top surface (34) of the substrate (30).
    • 芯片电阻器包括绝缘材料的基本上矩形的基板,其具有相对的基本上平坦的顶表面和底表面以及在顶表面和底表面之间延伸的边缘。 电阻材料层位于衬底的顶表面上。 导电材料的单独端接层位于顶表面或基板上,并在其相对端接触电阻层。 每个终端层延伸穿过衬底的边缘并且在衬底的底表面的一部分上方延伸。 基板的底面上的终端层的部分的总面积大于基板的顶面上端接层的部分的总面积,使得终端部分的端部之间的间隔 衬底底表面上的层小于衬底顶表面上终端层部分的端部之间的间距。