会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 73. 发明公开
    • Insulated gate thyristor
    • 晶闸管分离器门
    • EP0736909A2
    • 1996-10-09
    • EP96105104.2
    • 1996-03-29
    • FUJI ELECTRIC CO. LTD.
    • Iwamuro, Noriyuki, Fuji Electric Co.,Ltd.Harada, Yuichi, Fuji Electric Co.,Ltd.Iwaana, Tadayoshi, Fuji Electric Co.,Ltd.
    • H01L29/745H01L29/749
    • H01L29/7455H01L29/0692H01L29/102H01L29/32H01L29/749
    • An insulated gate thyristor is provided which includes a first-conductivity-type base layer (3) of high resistivity, first and second second-conductivity-type base regions (4, 6) formed in a surface layer of a first major surface of the first-conductivity-type base layer, a first-conductivity-type source region (7) formed in a surface layer of the first second-conductivity-type base region (4), a first-conductivity-type emitter region (8) formed in a surface layer of the second second-conductivity-type base region (6), a gate electrode (10) formed on surfaces of the first second-conductivity-type base region, the first-conductivity-type base layer, and the second second-conductivity-type base region, which surfaces are interposed between the first-conductivity-type source region and the first-conductivity-type emitter region, an insulating film (14) interposed between the gate electrode and these surfaces of the base regions and layer, a first main electrode (11) in contact with both the first second-conductivity-type base region and the first-conductivity-type source region, a second-conductivity-type emitter layer (1) formed on a second major surface of the first-conductivity-type base layer, and a second main electrode (12) in contact with the second-conductivity-type emitter layer. The entire surface areas of the second second-conductivity-type base region and the first-conductivity-type emitter region are covered with the insulating film.
    • 提供了一种绝缘栅极晶闸管,其包括形成在第一主表面的表层中的高电阻率的第一和第二第二导电型基极区域(4,6)的第一导电型基极层(3) 第一导电型基极层,形成在第一第二导电型基极区域(4)的表面层中的第一导电型源极区域(7),形成有第一导电型发射极区域(8) 在所述第二第二导电型基极区域(6)的表面层中,形成在所述第一第二导电型基极区域,所述第一导电型基极层和所述第二导电型基极区域的表面上的栅电极(10) 第二导电型基极区域,其表面插入在第一导电型源极区域和第一导电型发射极区域之间,绝缘膜(14),介于栅极电极与基极区域的这些表面之间;以及 层,与两个t接触的第一主电极(11) 第一导电型基极区域和第一导电型源极区域,形成在第一导电型基极层的第二主表面上的第二导电型发射极层(1)和第二导电型基极区域 电极(12)与第二导电型发射极层接触。 第二第二导电型基极区域和第一导电型发射极区域的整个表面积被绝缘膜覆盖。
    • 74. 发明公开
    • Insulated gate thyristor
    • 晶闸管分离器门。
    • EP0675545A3
    • 1996-07-10
    • EP95104741.4
    • 1995-03-30
    • FUJI ELECTRIC CO. LTD.
    • Iwamuro, Noriyuki
    • H01L29/745
    • H01L29/749H01L29/7408H01L29/7455
    • To provide an emitter switched thyristor (EST) which improves the turn-off withstand capability without deteriorating its on-voltage, according to the present invention, a potential drop is obtained through a resistor (13) disposed between the main electrode (11) and the base region (6). This facilitates uniformly recovering the reverse-blocking ability of the PN junction, in contrast to the ESTs of the prior art which obtain the potential drop by the current in Z-direction for latching up the thyristor from the IGBT mode. The present EST may be formed also in a horizontal device or a trench structure.
    • 为了提供根据本发明的提高关断耐受能力而不劣化其导通电压的发射极开关晶闸管(EST),通过设置在主电极(11)和 基部区域(6)。 这有助于均匀地恢复PN结的反向阻挡能力,与现有技术的EST相比,其通过Z方向的电流获得了从IGBT模式锁存晶闸管的电位降。 本EST也可以在水平装置或沟槽结构中形成。
    • 79. 发明公开
    • Insulated gate bipolar transistor
    • 双极晶体管隔离门。
    • EP0633611A1
    • 1995-01-11
    • EP94201890.4
    • 1994-06-30
    • PHILIPS ELECTRONICS UK LIMITEDPHILIPS ELECTRONICS N.V.
    • Amaratunga, Gehan Anil, c/o Univ. of CambridgeUdrea, Florin, c/o University of Cambridge
    • H01L29/72H01L29/74
    • H01L29/7455H01L29/1095H01L29/7395H01L29/7397
    • The insulated gate field effect device (Ia,Ib,Ic,Id) has a semiconductor body (2) with a first region (3) of one conductivity type, a second region (4) of the opposite conductivity type, a third region (6) of the one conductivity type (7) separated from the first region (3) by the second region (4) and at least one injector region (3) for injecting charge carriers of the opposite conductivity type into the first region (3). The conduction channel area (40) adjoining the insulated gate (9,10) has first and second subsidiary areas (40 and 40b) for providing respective first and second subsidiary conduction channels. The second subsidiary area (40b) is spaced from the third region (6) and is more lowly doped than the first subsidiary conduction channel area (40a) for causing, when the injected opposite conductivity current type reaches a given value, the pn junction (40b') between the second subsidiary channel (40b) and the second region (4) to become forward-biassed causing the bipolar transistor formed by the second subsidiary channel (40b), the second region (4) and the first region (3) to conduct to initiate with the at least one injector region (8) thyristor action which ceases upon removal of the conduction channel.
    • 绝缘栅场效应器件(Ia,Ib,Ic,Id)具有半导体本体(2),其具有一个导电类型的第一区域(3),具有相反导电类型的第二区域(4),第三区域 通过第二区域(4)从第一区域(3)分离的一个导电类型(7)的至少一个导电类型(7)的至少一个注入区域(3)和用于将相反导电类型的电荷载流子注入到第一区域(3)中的至少一个注入区域 。 与绝缘栅极(9,10)相邻的导电沟道区域(40)具有用于提供相应的第一和第二辅助导电沟道的第一和第二辅助区域(40和40b)。 第二辅助区域(40b)与第三区域(6)间隔开,并且比第一辅助导电通道区域(40a)更低掺杂,用于当注入的相反电导率电流类型达到给定值时,引起pn结( 40b)和第二区域(4)之间,以使第二辅助通道(40b),第二区域(4)和第一区域(3)形成的双极晶体管变为正向偏压, 以便开始与去除导电通道时停止的至少一个注入器区域(8)晶闸管动作。