会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 8. 发明公开
    • Combined polynomial and natural multiplier architecture
    • Kombinierte Polynome undNatürlicheMultiplikatorarchitektur
    • EP2138931A1
    • 2009-12-30
    • EP09012998.2
    • 2004-03-22
    • ATMEL CORPORATION
    • Dupaquis, VincentParis, Laurent
    • G06F7/72G06F7/52
    • G06F7/5318G06F7/724
    • An integrated circuit parallel multiplication circuit delivers both natural multiplication products and polynomial products with coefficients over GF(2). The parallel multiplier hardware architecture ( Fig. 3 ) arranges the addition of partial products (Pi, j) so that it begins in a first group of adder stages (23) that perform additions without receiving any carry terms as inputs, and so that addition of the carry terms (e k+1 ) is deferred until a second group of adder stages (29) is arranged to follow the first group. This intentional arrangement of the adders into two separate groups allows both the polynomial product (d k ) to be extracted from the results (s k ) of the first group of additions, and the natural product (c k ) to be extracted from the results of the second group of additions.
    • 集成电路并行乘法电路提供GF(2)上的系数的自然乘积和多项式乘积。 并行乘法器硬件体系结构(图3)排列了部分乘积(Pi,j)的加法,使得它开始于第一组加法器级(23),它们在不接收任何进位项作为输入的情况下执行加法, 的进位项(e k + 1)被推迟直到第二组加法器级(29)被布置成跟随第一组。 将加法器有意排列成两个单独的组允许从第一组添加的结果(sk)中提取多项式乘积(dk),并且从第二组的结果中提取天然产物(ck) 一组添加。