会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • Semiconductor integrated circuit device
    • 半导体集成电路器件
    • US5440521A
    • 1995-08-08
    • US109071
    • 1993-08-19
    • Manabu TsunozakiKyoko IshiiKoichi NozakiHiroshi YoshiokaYoshihisa KoyamaShinji UdoHidetomo AoyagiSinichi MiyatakeMakoto MorinoAkihiko Hoshida
    • Manabu TsunozakiKyoko IshiiKoichi NozakiHiroshi YoshiokaYoshihisa KoyamaShinji UdoHidetomo AoyagiSinichi MiyatakeMakoto MorinoAkihiko Hoshida
    • G11C11/401G11C5/02H01L27/108H01L27/10
    • H01L27/10805G11C5/025
    • A semiconductor integrated circuit device constituted by a plurality of sets each of which having a pair of memory mats and each memory mat having a plurality of memory cells arranged in a matrix and a sense amplifier, I/O lines for transmitting signals provided by the sense amplifiers, selecting circuitry for selecting either a condition for sending out the signals provided by the sense amplifiers on the I/O lines or a condition for not sending out the same on the I/O lines, and Y-selection lines for transmitting the selection signals. A decoder connected with selection is disposed substantially at the middle of the Y-selection lines. X- and Y-address buffers are disposed close to each other nearer to the center of the chip than X- and Y-redundant circuits. A reference voltage generating circuit is disposed nearer to the edge of the chip than an output buffer circuit. A relief selecting circuit of each memory mat is formed adjacent to a redundant line selecting circuits included in the same memory mat. At least some of wiring lines connected to each sense amplifier are formed in a wiring layer in which Y-selection lines are formed. The Y-selection lines are extended in gaps between the sense amplifiers.
    • 一种半导体集成电路器件,由多个组合构成,每组具有一对存储器阵列,每个存储器阵列具有以矩阵形式排列的多个存储单元,以及一个读出放大器,用于发送由该感测器提供的信号的I / O线 放大器,用于选择用于发送由I / O线上的读出放大器提供的信号的条件的选择电路或用于在I / O线上不发送其的条件,以及用于发送选择的Y选择线 信号。 连接有选择的解码器基本上设置在Y选择线的中间。 X和Y地址缓冲器被布置成比X和Y冗余电路更靠近芯片的中心。 参考电压产生电路设置成比输出缓冲电路更靠近芯片的边缘。 每个存储器垫的浮雕选择电路与包括在同一存储器垫中的冗余线选择电路相邻地形成。 连接到每个读出放大器的至少一些布线形成在其中形成Y选择线的布线层中。 Y选择线在读出放大器之间的间隙中扩展。