会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • Booster circuit
    • 增压电路
    • US20100123512A1
    • 2010-05-20
    • US12590950
    • 2009-11-17
    • Yasushi ImaiTomohiro Oka
    • Yasushi ImaiTomohiro Oka
    • G11C5/14H02M3/07
    • H02M3/073G11C5/145G11C5/147H02M1/36
    • Provided is a booster circuit capable of shortening a boost rise time. A PMOS transistor is provided, as a switch circuit for controlling an operation of the booster circuit, between a boosted voltage output terminal and a voltage divider circuit in the booster circuit, and the PMOS transistor has a gate connected to a power supply terminal and a source and a back gate connected to the boosted voltage output terminal. Therefore, the PMOS transistor is turned off immediately after a start of a boosting operation, and hence an inverting input terminal of a comparator circuit is pulled down. Accordingly, the comparator circuit outputs a boosting operation signal, and the booster circuit immediately starts the boosting operation, with the result that the boost rise time may be shortened.
    • 提供了能够缩短升压时间的升压电路。 提供PMOS晶体管,作为用于控制升压电路的运行的开关电路,在升压电路中的升压电压输出端子和分压电路之间,PMOS晶体管具有连接到电源端子和 源极和连接到升压电压输出端子的背栅极。 因此,在升压操作开始之后立即关断PMOS晶体管,因此比较器电路的反相输入端被拉下。 因此,比较器电路输出升压操作信号,并且升压电路立即开始升压操作,结果可以缩短升压时间。