专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07818507B2 Methods and apparatus for facilitating coherency management in distributed multi-processor system 有权
标题翻译：用于促进分布式多处理器系统中的一致性管理的方法和装置
公开(公告)号：US07818507B2
公开(公告)日：2010-10-19
申请号：US11098621
申请日：2005-04-04
申请人： Takeshi Yamazaki , Jeffrey Douglas Brown , Scott Douglas Clark , Charles Ray Johns
发明人： Takeshi Yamazaki , Jeffrey Douglas Brown , Scott Douglas Clark , Charles Ray Johns
IPC分类号： G06F12/00 , G06F13/00 , G06F13/28
CPC分类号： G06F12/0831 , G06F12/0813 , G06F2212/251 , G06F2212/253
摘要： Methods and apparatus provide for sending a data command from a first of a plurality of devices to a first address concentrator within a first of a plurality of processing systems; selecting one of the other processing systems, the selected processing system having data addressed by the data command stored therein; sending the data command to a first address concentrator of the selected processing system; and broadcasting the data command from the first address concentrator of the selected processing system to a second address concentrator in each of the processing systems.
摘要翻译：方法和装置提供从多个设备中的第一设备向多个处理系统中的第一个内的第一地址集中器发送数据命令; 选择其他处理系统之一，所选择的处理系统具有由其中存储的数据命令寻址的数据; 将所述数据命令发送到所选择的处理系统的第一地址集中器; 以及从所选择的处理系统的第一地址集中器将数据命令广播到每个处理系统中的第二地址集中器。

2. 发明授权

US07099975B2 Method of resource arbitration 失效
标题翻译：资源仲裁方法
公开(公告)号：US07099975B2
公开(公告)日：2006-08-29
申请号：US10730952
申请日：2003-12-09
申请人： Jeffrey Douglas Brown , Scott Douglas Clark , Charles Ray Johns , Takeshi Yamazaki
发明人： Jeffrey Douglas Brown , Scott Douglas Clark , Charles Ray Johns , Takeshi Yamazaki
IPC分类号： G06F12/00
CPC分类号： G06F13/3625
摘要： An improved method and apparatus for resource arbitration. Four priority classes, managed high (MH), managed low (ML), opportunistic high (OH) and opportunistic low (OL), are defined. A priority class is assigned to each resource access request. An access request concentrator (ARC) is created for each resource, through which the resource is accessed. An access request is chosen at each ARC using the priority order MH, ML, OH, and OL, in decreasing order of priority. If OH priority class resource access requests are locked out, the priority order is temporarily changed to OH, OL, MH, and ML, in decreasing order of priority. If OL priority class resource access requests are locked out, the priority order is temporarily changed to MH, OL, OH, and ML, in decreasing order of priority.
摘要翻译：一种改进的资源仲裁方法和装置。定义了四个优先级，管理高（MH），管理低（ML），机会高（OH）和机会主义低（OL）。优先级分配给每个资源访问请求。为每个资源创建访问请求集中器（ARC），通过该资源访问资源。在优先级顺序为MH，ML，OH和OL的每个ARC中选择访问请求。如果OH优先级资源访问请求被锁定，优先级顺序将按照优先级的降序暂时更改为OH，OL，MH和ML。如果OL优先级资源访问请求被锁定，优先级顺序将按照优先级的降序临时更改为MH，OL，OH和ML。

3. 发明授权

US08010716B2 Methods and apparatus for supporting multiple configurations in a multi-processor system 有权
标题翻译：在多处理器系统中支持多种配置的方法和装置
公开(公告)号：US08010716B2
公开(公告)日：2011-08-30
申请号：US12858915
申请日：2010-08-18
申请人： Takeshi Yamazaki , Scott Douglas Clark , Charles Ray Johns , James Allan Kahle
发明人： Takeshi Yamazaki , Scott Douglas Clark , Charles Ray Johns , James Allan Kahle
IPC分类号： G06F3/00 , G06F13/00
CPC分类号： G06F12/0815 , G06F12/0835
摘要： Methods and apparatus provide for interconnecting one or more multiprocessors and one or more external devices through one or more configurable interface circuits, which are adapted for operation in: (i) a first mode to provide a coherent symmetric interface; or (ii) a second mode to provide a non-coherent interface.
摘要翻译：方法和装置提供通过一个或多个可配置接口电路来互连一个或多个多处理器和一个或多个外部设备，其适于在以下操作中操作：（i）提供一致对称接口的第一模式; 或（ii）提供非相干界面的第二模式。

4. 发明授权

US07802023B2 Methods and apparatus for supporting multiple configurations in a multi-processor system 有权
标题翻译：在多处理器系统中支持多种配置的方法和装置
公开(公告)号：US07802023B2
公开(公告)日：2010-09-21
申请号：US11250246
申请日：2005-10-14
申请人： Takeshi Yamazaki , Scott Douglas Clark , Charles Ray Johns , James Allan Kahle
发明人： Takeshi Yamazaki , Scott Douglas Clark , Charles Ray Johns , James Allan Kahle
IPC分类号： G06F3/00 , G06F13/42
CPC分类号： G06F12/0815 , G06F12/0835
摘要： Methods and apparatus provide for interconnecting one or more multiprocessors and one or more external devices through one or more configurable interface circuits, which are adapted for operation in: (i) a first mode to provide a coherent symmetric interface; or (ii) a second mode to provide a non-coherent interface.
摘要翻译：方法和装置提供通过一个或多个可配置接口电路来互连一个或多个多处理器和一个或多个外部设备，其适于在以下操作中操作：（i）提供一致对称接口的第一模式; 或（ii）提供非相干界面的第二模式。

5. 发明申请

US20100312969A1 Methods And Apparatus For Supporting Multiple Configurations In A Multi-Processor System 有权
标题翻译：在多处理器系统中支持多种配置的方法和装置
公开(公告)号：US20100312969A1
公开(公告)日：2010-12-09
申请号：US12858915
申请日：2010-08-18
申请人： Takeshi Yamazaki , Scott Douglas Clark , Charles Ray Johns , James Allan Kahle
发明人： Takeshi Yamazaki , Scott Douglas Clark , Charles Ray Johns , James Allan Kahle
IPC分类号： G06F12/08 , G06F12/00
CPC分类号： G06F12/0815 , G06F12/0835
摘要： Methods and apparatus provide for interconnecting one or more multiprocessors and one or more external devices through one or more configurable interface circuits, which are adapted for operation in: (i) a first mode to provide a coherent symmetric interface; or (ii) a second mode to provide a non-coherent interface.
摘要翻译：方法和装置提供通过一个或多个可配置接口电路来互连一个或多个多处理器和一个或多个外部设备，其适于在以下操作中操作：（i）提供一致对称接口的第一模式; 或（ii）提供非相干界面的第二模式。

6. 发明授权

US07107363B2 Microprocessor having bandwidth management for computing applications and related method of managing bandwidth allocation 失效
标题翻译：具有用于计算应用的带宽管理的微处理器和管理带宽分配的相关方法
公开(公告)号：US07107363B2
公开(公告)日：2006-09-12
申请号：US10464882
申请日：2003-06-19
申请人： Jeffrey Douglas Brown , Michael Norman Day , Charles Ray Johns , James Allan Kahle , Takeshi Yamazaki
发明人： Jeffrey Douglas Brown , Michael Norman Day , Charles Ray Johns , James Allan Kahle , Takeshi Yamazaki
IPC分类号： G06F3/00
CPC分类号： G06F9/5011 , G06F2209/5014
摘要： The present invention discloses, in one aspect, a microprocessor. In one embodiment, the microprocessor includes a processing element configured to process an application using a bandwidth. The microprocessor also includes an access shaper coupled to the processing element and configured to shape storage requests for the processing of the application. In this embodiment, the microprocessor further includes bandwidth management circuitry coupled to the access shaper and configured to track the bandwidth usage based on the requests. A method of coordinating bandwidth allocation and a processor assembly are also disclosed.
摘要翻译：本发明在一个方面公开了一种微处理器。在一个实施例中，微处理器包括被配置为使用带宽来处理应用的处理元件。微处理器还包括一个接入整形器，它与处理元件相耦合，并配置成形成用于处理应用的存储请求。在该实施例中，微处理器还包括耦合到接入整形器的带宽管理电路，并且被配置为基于请求跟踪带宽使用。还公开了一种协调带宽分配的方法和处理器组件。

7. 发明授权

US07114035B2 Software-controlled cache set management with software-generated class identifiers 失效
标题翻译：软件控制的缓存集管理与软件生成的类标识符
公开(公告)号：US07114035B2
公开(公告)日：2006-09-26
申请号：US10655365
申请日：2003-09-04
申请人： Michael Norman Day , Harm Peter Hofstee , Charles Ray Johns , James Allan Kahle , David Shippy , Thuong Quang Truong , Takeshi Yamazaki
发明人： Michael Norman Day , Harm Peter Hofstee , Charles Ray Johns , James Allan Kahle , David Shippy , Thuong Quang Truong , Takeshi Yamazaki
IPC分类号： G06F12/00
CPC分类号： G06F12/126
摘要： The present invention provides for selectively overwriting sets of a cache as a function of a replacement management table and a least recently used function. A class identifier is created as a function of an address miss. A replacement management table is employable to read the class identifier to create a tag replacement control indicia. The cache, comprising a plurality of sets, is employable to disable the replacement of at least one of the plurality of sets as a function of the tag replacement control indicia.
摘要翻译：本发明提供了根据替换管理表和最近最少使用的功能来选择性地覆盖高速缓存的集合。根据地址未命中创建类标识符。替换管理表可用于读取类标识符以创建标签替换控制标记。包括多个集合的高速缓存可用于根据标签替换控制标记来禁用对多个集合中的至少一个的替换。

8. 发明授权

US06809734B2 Resource dedication system and method for a computer architecture for broadband networks 有权
标题翻译：宽带网络计算机架构的资源投入系统和方法
公开(公告)号：US06809734B2
公开(公告)日：2004-10-26
申请号：US09815558
申请日：2001-03-22
申请人： Masakazu Suzuoki , Takeshi Yamazaki , Charles Ray Johns , Shigehiro Asano , Atsushi Kunimatsu , Yukio Watanabe
发明人： Masakazu Suzuoki , Takeshi Yamazaki , Charles Ray Johns , Shigehiro Asano , Atsushi Kunimatsu , Yukio Watanabe
IPC分类号： G06T120
CPC分类号： G06F9/4893 , A63F2300/20 , A63F2300/538 , Y02D10/24
摘要： A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of processing units, a plurality of local memories from which the processing units process programs, a direct memory access controller and a shared main memory. A synchronized system and method for the coordinated reading and writing of data to and from the shared main memory by the processing units also are provided. A hardware sandbox structure is provided for security against the corruption of data among the programs being processed by the processing units. The uniform software cells contain both data and applications and are structured for processing by any of the processors of the network. Each software cell is uniquely identified on the network. A system and method for creating a dedicated pipeline for processing streaming data also are provided.
摘要翻译：提供了一种用于宽带网络高速处理的计算机体系结构和编程模型。该架构采用一致的模块化结构，通用的计算模块和统一的软件单元。公共计算模块包括控制处理器，多个处理单元，处理单元处理程序的多个本地存储器，直接存储器存取控制器和共享主存储器。还提供了一种用于由处理单元协调地读取和从共享主存储器写入数据的同步系统和方法。提供了一种硬件沙盒结构，用于防止由处理单元处理的程序中的数据损坏的安全性。统一软件单元包含数据和应用程序，并且被构造为由网络的任何处理器进行处理。每个软件单元在网络上唯一标识。还提供了一种用于创建用于处理流数据的专用流水线的系统和方法。

9. 发明授权

US07243200B2 Establishing command order in an out of order DMA command queue 失效
标题翻译：在命令行DMA命令队列中建立命令顺序
公开(公告)号：US07243200B2
公开(公告)日：2007-07-10
申请号：US10891772
申请日：2004-07-15
申请人： Michael Norman Day , Charles Ray Johns , Peichun Peter Liu , Thuong Truong , Takeshi Yamazaki
发明人： Michael Norman Day , Charles Ray Johns , Peichun Peter Liu , Thuong Truong , Takeshi Yamazaki
IPC分类号： G06F12/00
CPC分类号： G06F13/28
摘要： A method, an apparatus, and a computer program are provided for controlling memory access. Direct Memory Access (DMA) units have become commonplace in a number of bus architectures. However, managing limited system resources has become a challenge with multiple DMA units. In order to mange the multitude of commands generated and preserve dependencies, embedded flags in commands or a barrier command are used. These operations then can control the order in which commands are executed so as to preserve dependencies.
摘要翻译：提供了一种用于控制存储器访问的方法，装置和计算机程序。直接存储器访问（DMA）单元已经在许多总线架构中变得普遍。然而，管理有限的系统资源已成为多个DMA单元的挑战。为了管理生成的多个命令并保留依赖关系，使用命令中的嵌入式标志或障碍命令。这些操作然后可以控制执行命令的顺序，以便保留依赖性。

10. 发明授权

US07725618B2 Memory barriers primitives in an asymmetric heterogeneous multiprocessor environment 有权
标题翻译：非对称异构多处理器环境中的内存障碍原语
公开(公告)号：US07725618B2
公开(公告)日：2010-05-25
申请号：US10902474
申请日：2004-07-29
申请人： Michael Norman Day , Charles Ray Johns , Peichun Peter Liu , Thuong Truong , Takeshi Yamazaki
发明人： Michael Norman Day , Charles Ray Johns , Peichun Peter Liu , Thuong Truong , Takeshi Yamazaki
IPC分类号： G06F13/28
CPC分类号： G06F13/28
摘要： The present invention provides a method and apparatus for creating memory barriers in a Direct Memory Access (DMA) device. A memory barrier command is received and a memory command is received. The memory command is executed based on the memory barrier command. A bus operation is initiated based on the memory barrier command. A bus operation acknowledgment is received based on the bus operation. The memory barrier command is executed based on the bus operation acknowledgment. In a particular aspect, memory barrier commands are direct memory access sync (dmasync) and direct memory access enforce in-order execution of input/output (dmaeieio) commands.
摘要翻译：本发明提供了一种用于在直接存储器访问（DMA）设备中创建存储障碍的方法和装置。接收到存储器屏障命令并接收存储器命令。内存命令是根据内存屏障命令执行的。基于内存障碍命令启动总线操作。基于总线操作接收总线操作确认。基于总线操作确认执行存储器障碍命令。在特定方面，存储器屏障命令是直接存储器访问同步（dmasync），并且直接存储器访问强制执行输入/输出（dmaeie））命令的按顺序执行。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式