专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07079424B1 Methods and systems for reducing erase times in flash memory devices 有权
标题翻译：用于减少闪存设备中擦除时间的方法和系统
公开(公告)号：US07079424B1
公开(公告)日：2006-07-18
申请号：US10945914
申请日：2004-09-22
申请人： Sungchul Lee , Sheunghee Park , Yue-Song He , Ming Sang Kwan
发明人： Sungchul Lee , Sheunghee Park , Yue-Song He , Ming Sang Kwan
IPC分类号： G11C11/34
CPC分类号： G11C16/107 , G11C16/16 , G11C16/3468
摘要： A method is provided for erasing a memory cell having a substrate, a control gate, a floating gate, a source region and a drain region. The method includes pre-programming the memory cell to raise a threshold voltage of the memory cell to a first predetermined level, wherein pre-programming the memory cell does not include a verification process for ensuring that the threshold voltage of the memory cell has been raised to the first predetermined level. The memory cell may be erased to lower the threshold voltage of the memory cell to a second predetermined level.
摘要翻译：提供一种用于擦除具有衬底，控制栅极，浮置栅极，源极区域和漏极区域的存储器单元的方法。该方法包括对存储器单元预编程以将存储器单元的阈值电压升高到第一预定电平，其中预编程存储器单元不包括用于确保存储器单元的阈值电压已被提高的验证过程到第一预定水平。可以擦除存储器单元以将存储器单元的阈值电压降低到第二预定电平。

2. 发明授权

US07816726B2 Nonvolatile memories with laterally recessed charge-trapping dielectric 有权
标题翻译：具有横向凹陷的电荷俘获电介质的非易失性存储器
公开(公告)号：US07816726B2
公开(公告)日：2010-10-19
申请号：US11961183
申请日：2007-12-20
申请人： Yue-Song He , Len Mei
发明人： Yue-Song He , Len Mei
IPC分类号： H01L29/792
CPC分类号： H01L29/792 , H01L21/28282 , H01L27/115 , H01L27/11568 , H01L29/4234 , H01L29/42344
摘要： Charge-trapping dielectric (160) in a nonvolatile memory cell is recessed from under the control gate's edge and/or from an edge of a substrate isolation region. The recessed geometry serves to reduce or eliminate charge trapping in regions from which the charge may be difficult to erase.
摘要翻译：非易失性存储单元中的电荷俘获电介质（160）从控制栅极的边缘和/或从衬底隔离区域的边缘凹陷。凹入的几何形状用于减少或消除电荷难以擦除的区域中的电荷捕获。

3. 发明申请

US20090184359A1 Split-gate non-volatile memory devices having nitride tunneling layers 审中-公开
标题翻译：具有氮化物隧穿层的分离栅非易失性存储器件
公开(公告)号：US20090184359A1
公开(公告)日：2009-07-23
申请号：US12017961
申请日：2008-01-22
申请人： Yue-Song He , Len Mei
发明人： Yue-Song He , Len Mei
IPC分类号： H01L21/336 , H01L29/788
CPC分类号： H01L29/792 , H01L29/40117 , H01L29/42344
摘要： A memory device having a cell stack and a select gate formed adjacent to the cell stack. The cell stack includes a first trap-free-nitride layer formed on a channel region of a substrate, a second nitride layer formed on the first nitride layer, an oxide layer formed on the second nitride layer, a control gate formed on the high-K oxide layer, and a poly spacer as the select gate formed adjacent to the control gate.
摘要翻译：具有与单元堆叠相邻形成的单元堆叠和选择栅极的存储器件。电池堆包括形成在衬底的沟道区上的第一无陷波氮化物层，形成在第一氮化物层上的第二氮化物层，形成在第二氮化物层上的氧化物层， K氧化物层和作为选择栅极的多隔板作为与控制栅极相邻形成。

4. 发明授权

US06898124B1 Efficient and accurate sensing circuit and technique for low voltage flash memory devices 有权
标题翻译：高效，准确的低压闪存器件感测电路和技术
公开(公告)号：US06898124B1
公开(公告)日：2005-05-24
申请号：US10678446
申请日：2003-10-03
申请人： Zhigang Wang , Nian Yang , Yue-Song He
发明人： Zhigang Wang , Nian Yang , Yue-Song He
IPC分类号： G11C11/56 , G11C16/06 , G11C16/26
CPC分类号： G11C16/26 , G11C11/5642
摘要： An exemplary sensing circuit comprises a first transistor connected to a first node, where a target memory cell has a drain capable of being connected to the first node through a selection circuit during a read operation involving the target memory cell. The sensing circuit further comprises a decouple circuit which is connected to the first transistor. The decouple circuit includes a second transistor having a gate coupled to a gate of the first transistor. The decouple circuit further has a decouple coefficient (N) greater than 1. The drain of the second transistor is connected at a second node to a reference voltage through a bias resistor. With the arrangement, the drain of the second transistor generates a sense amp input voltage at the second node such that the sense amp input voltage is decoupled from the first node.
摘要翻译：示例性感测电路包括连接到第一节点的第一晶体管，其中目标存储器单元具有能够在涉及目标存储器单元的读取操作期间通过选择电路连接到第一节点的漏极。感测电路还包括连接到第一晶体管的去耦电路。解耦电路包括具有耦合到第一晶体管的栅极的栅极的第二晶体管。去耦电路还具有大于1的去耦系数（N）。第二晶体管的漏极通过偏置电阻器在第二节点连接到参考电压。利用该布置，第二晶体管的漏极在第二节点处产生感测放大器输入电压，使得感测放大器输入电压与第一节点分离。

5. 发明授权

US06833297B1 Method for reducing drain induced barrier lowering in a memory device 有权
标题翻译：用于减少存储器件中的漏极引起的屏障降低的方法
公开(公告)号：US06833297B1
公开(公告)日：2004-12-21
申请号：US10265001
申请日：2002-10-04
申请人： Richard M. Fastow , Yue-Song He , Nga-Ching Wong
发明人： Richard M. Fastow , Yue-Song He , Nga-Ching Wong
IPC分类号： H01L218234
CPC分类号： H01L29/66825 , H01L29/7883
摘要： The present invention is a method for fabricating a memory device. In one embodiment, a first impurity concentration is deposited in a channel region of a memory device. A second impurity concentration, which overlies the first impurity concentration, is then created in the channel region. Finally, a memory array is fabricated upon the channel region. The memory array overlies the first impurity concentration and the second impurity concentration.
摘要翻译：本发明是一种用于制造存储器件的方法。在一个实施例中，第一杂质浓度沉积在存储器件的沟道区中。然后在通道区域中产生第二杂质浓度，其覆盖第一杂质浓度。最后，在通道区域上制造存储器阵列。存储器阵列覆盖第一杂质浓度和第二杂质浓度。

6. 发明授权

US06177316B1 Post barrier metal contact implantation to minimize out diffusion for NAND device 有权
标题翻译：后阻挡金属接触植入，以最小化NAND器件的扩散
公开(公告)号：US06177316B1
公开(公告)日：2001-01-23
申请号：US09412278
申请日：1999-10-05
申请人： Yue-Song He , Kent K. Chang , John J. Wang
发明人： Yue-Song He , Kent K. Chang , John J. Wang
IPC分类号： H01L21336
CPC分类号： H01L21/28273
摘要： An improved method for fabricating a NAND-type memory cell structure. The present invention forgoes providing a contact mask implantation process prior to deposition of a metal barrier layer, which is a typical order of processing the NAND-type memory cell. Instead, in the present invention, the metal barrier layer is deposited on a core area of the NAND-type memory cell prior to contact mask implantation. Thereafter, the contact mask implantation process is performed on the structure in a conventional manner.
摘要翻译：一种用于制造NAND型存储单元结构的改进方法。本发明放弃在沉积金属阻挡层之前提供接触掩模注入工艺，这是处理NAND型存储单元的典型顺序。相反，在本发明中，在接触掩模植入之前，将金属阻挡层沉积在NAND型存储单元的核心区域上。此后，以常规方式对结构进行接触掩模注入工艺。

7. 发明授权

US6143608A Barrier layer decreases nitrogen contamination of peripheral gate regions during tunnel oxide nitridation 有权
标题翻译：阻挡层在隧道氧化物氮化期间减少外围栅极区域的氮污染
公开(公告)号：US6143608A
公开(公告)日：2000-11-07
申请号：US283308
申请日：1999-03-31
申请人： Yue-Song He , Masaaki Higashitani , Hao Fang , Narbeh Derhacobian , Bill Cox , Kent Chang , Kelwin Ko , Maria Chow-Chan
发明人： Yue-Song He , Masaaki Higashitani , Hao Fang , Narbeh Derhacobian , Bill Cox , Kent Chang , Kelwin Ko , Maria Chow-Chan
IPC分类号： H01L21/8247 , H01L27/105 , H01L21/336
CPC分类号： H01L27/11526 , H01L27/105 , H01L27/11536
摘要： This invention describes methods for producing gate oxide regions in periphery regions of semiconductor chips, wherein the gate oxide regions have improved electrical properties. The methods involve the deposition of a barrier layer over the periphery of the semiconductor chip to prevent the introduction of contaminating nitrogen atoms into the periphery during a nitridation step in the core region of the semiconductor chip. By preventing the contamination of the gate areas of the periphery, the gate oxide regions so produced have increased breakdown voltages and increased reliability. This invention describes methods for etching the barrier layers used to protect the periphery from tunnel oxide nitridation. Semiconductor devices made with the methods of this invention have longer expected lifetimes and can be manufactured with higher device density.
摘要翻译：本发明描述了在半导体芯片的周边区域中制造栅极氧化物区域的方法，其中栅极氧化物区域具有改善的电性能。所述方法包括在半导体芯片的周边上沉积阻挡层，以防止在半导体芯片的芯区域中的氮化步骤期间将杂质氮原子引入周围。通过防止周围的栅极区域的污染，如此产生的栅极氧化物区域具有增加的击穿电压和增加的可靠性。本发明描述了用于蚀刻用于保护周边免受隧道氧化物氮化的阻挡层的方法。用本发明的方法制造的半导体器件具有更长的预期寿命，并且可以以较高的器件密度制造。

8. 发明授权

US08896048B1 Apparatus and method for source side implantation after spacer formation to reduce short channel effects in metal oxide semiconductor field effect transistors 有权
标题翻译：间隔物形成后源侧注入的装置和方法，以减少金属氧化物半导体场效应晶体管的短沟道效应
公开(公告)号：US08896048B1
公开(公告)日：2014-11-25
申请号：US10861581
申请日：2004-06-04
申请人： Richard Fastow , Zhigang Wang , Yue-Song He , Kazuhiro Mizutani , Pavel Fastenko
发明人： Richard Fastow , Zhigang Wang , Yue-Song He , Kazuhiro Mizutani , Pavel Fastenko
IPC分类号： H01L29/76
CPC分类号： H01L29/66659 , H01L29/66825 , H01L29/7881
摘要： The present invention provides an apparatus and method for a metal oxide semiconductor field effect transistor (MOSFET) fabricated to reduce short channel effects. The MOSFET includes a semiconductor substrate, a gate stack formed above the semiconductor substrate, a drain side sidewall spacer formed on a drain side of the gate stack, a source side sidewall spacer formed on a source side of the gate stack, and source and drain regions. The source region is formed in the semiconductor substrate on the source side, and is aligned by the source side sidewall spacer to extend an effective channel length between the source region and drain region. The drain region is formed on the drain side in the semiconductor substrate, and is aligned by drain side sidewall spacer to further extend the effective channel length.
摘要翻译：本发明提供一种制造用于减少短沟道效应的金属氧化物半导体场效应晶体管（MOSFET）的装置和方法。 MOSFET包括半导体衬底，形成在半导体衬底上方的栅极堆叠，形成在栅极堆叠的漏极侧的漏极侧壁间隔物，形成在栅极堆叠的源极侧的源极侧壁隔离物，以及源极和漏极地区。源极区域形成在源极侧的半导体衬底中，并且通过源极侧壁间隔物对齐以在源极区域和漏极区域之间延伸有效沟道长度。漏极区域形成在半导体衬底的漏极侧，并且通过漏极侧壁间隔物排列以进一步延长有效沟道长度。

9. 发明授权

US08125020B2 Non-volatile memory devices with charge storage regions 有权
标题翻译：具有电荷存储区域的非易失性存储器件
公开(公告)号：US08125020B2
公开(公告)日：2012-02-28
申请号：US11872477
申请日：2007-10-15
申请人： Yue-Song He , Len Mei
发明人： Yue-Song He , Len Mei
IPC分类号： H01L29/792 , H01L29/788
CPC分类号： H01L29/792 , H01L21/28282 , H01L29/513 , H01L29/6656 , H01L29/66659 , H01L29/66833
摘要： A memory device includes a cell stack and a select gate formed adjacent to the cell stack. The cell stack includes a tunneling dielectric layer, a charge storage layer, a blocking dielectric layer, and a control gate. Applying a positive bias to the control gate, the select gate and the source of the device injects negative charges from a channel region of a substrate by hot electron injection through the tunneling dielectric layer at a location near a gap between the select gate and the control gate into the charge storage layer to store negative charges in the charge storage layer. Applying a negative bias to the control gate directly tunnels positive charges from the channel region of the substrate through the tunneling dielectric layer and into the charge storage layer to store positive charges in the charge storage layer.
摘要翻译：存储器件包括与电池堆相邻形成的电池堆和选择栅。电池堆包括隧道介电层，电荷存储层，阻挡介质层和控制栅极。对控制栅极施加正偏压，器件的选择栅极和源极通过在选择栅极和控制器之间的间隙附近的位置处的隧道电介质层通过热电子注入从衬底的沟道区域注入负电荷门进入电荷存储层以在电荷存储层中存储负电荷。将负偏压施加到控制栅极直接从衬底的沟道区通过隧道电介质层引导正电荷并进入电荷存储层，以在电荷存储层中存储正电荷。

10. 发明申请

US20090321806A1 NONVOLATILE MEMORY WITH FLOATING GATES WITH UPWARD PROTRUSIONS 审中-公开
标题翻译：具有浮动门的非易失性存储器具有上升的推移
公开(公告)号：US20090321806A1
公开(公告)日：2009-12-31
申请号：US12146933
申请日：2008-06-26
申请人： Len Mei , Yue-Song He
发明人： Len Mei , Yue-Song He
IPC分类号： H01L29/788 , H01L21/336
CPC分类号： H01L27/11521 , H01L21/28114
摘要： Substrate isolation regions (570) initially protrude upward above a semiconductor substrate (520) but are later etched down. Before they are etched down, floating gate layer (590) is deposited and etched or polished off the top surfaces of the substrate isolation regions. The floating gate layer thus has upward protrusions overlying sidewalls of the substrate isolation regions. When the substrate isolation regions are etched down, the floating gate layer's upward protrusions' outer sidewalls become exposed. The upward protrusions serve to increase the capacitance between the floating and control gates. The floating gates' bottom surfaces are restricted to the active areas (564) not to overlie the substrate isolation regions. Other features are also provided.
摘要翻译：衬底隔离区（570）最初在半导体衬底（520）上方向上突出，但是后来被刻蚀掉。在蚀刻之前，浮栅层（590）被沉积并蚀刻或抛光离开衬底隔离区域的顶表面。因此，浮栅层具有覆盖衬底隔离区的侧壁的向上突起。当衬底隔离区被蚀刻时，浮栅层的向上突起的外侧壁变得暴露。向上的凸起用于增加浮动和控制门之间的电容。浮动栅极的底表面限于不覆盖衬底隔离区的有源区（564）。还提供其他功能。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式