会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • METHOD OF IMPROVING PERFORMANCE OF A DATA STORAGE DEVICE
    • 提高数据存储设备性能的方法
    • US20120096237A1
    • 2012-04-19
    • US12903975
    • 2010-10-13
    • Robert PunkunusKallol MandalSumanth SukumarNitin Jain
    • Robert PunkunusKallol MandalSumanth SukumarNitin Jain
    • G06F12/06
    • G06F12/0246G06F3/0613G06F3/064G06F3/0659G06F3/0688G06F11/1076G06F2212/7202G06F2212/7208G06F2212/7209
    • Methods are provided for efficiently storing data to a data storage device or subsystem. The data storage device may be a Solid-State Device (SSD), and may be implemented as part of a RAID (Redundant Array of Independent Disks) or other subsystem. When existing data is read and updated, and must be re-stored, the data is assembled and stored as if it were new data, and is written in a sequential manner, instead of being written to the same storage location. A newer generation number distinguishes it from the previous version. If the storage subsystem employs data striping, stripe size may be matched with the size of a logical collection of data (e.g., an extent), so that each such logical collection of data is wholly stored on just device in the storage subsystem. Concurrent device access may be supported by concurrently writing substripes of data to each device/extent.
    • 提供了有效地将数据存储到数据存储设备或子系统的方法。 数据存储设备可以是固态设备(SSD),并且可以被实现为RAID(独立磁盘的冗余阵列)或其他子系统的一部分。 当现有数据被读取和更新并且必须被重新存储时,数据被组合和存储,就像它是新数据一样,并且以顺序的方式被写入,而不是被写入同一存储位置。 较新版本的版本与之前的版本不同。 如果存储子系统采用数据条带化,则条带大小可以与数据的逻辑集合(例如,扩展)的大小相匹配,使得每个这样的逻辑数据集合被完全存储在存储子系统中的设备上。 可以通过将数据的同时写入每个设备/范围来支持并发设备访问。
    • 2. 发明授权
    • Method of improving performance of a data storage device
    • 提高数据存储设备性能的方法
    • US08850161B2
    • 2014-09-30
    • US12903975
    • 2010-10-13
    • Robert PunkunusKallol MandalSumanth SukumarNitin Jain
    • Robert PunkunusKallol MandalSumanth SukumarNitin Jain
    • G06F9/26G06F3/06G06F12/02G06F11/10
    • G06F12/0246G06F3/0613G06F3/064G06F3/0659G06F3/0688G06F11/1076G06F2212/7202G06F2212/7208G06F2212/7209
    • Methods are provided for efficiently storing data to a data storage device or subsystem. The data storage device may be a Solid-State Device (SSD), and may be implemented as part of a RAID (Redundant Array of Independent Disks) or other subsystem. When existing data is read and updated, and must be re-stored, the data is assembled and stored as if it were new data, and is written in a sequential manner, instead of being written to the same storage location. A newer generation number distinguishes it from the previous version. If the storage subsystem employs data striping, stripe size may be matched with the size of a logical collection of data (e.g., an extent), so that each such logical collection of data is wholly stored on just device in the storage subsystem. Concurrent device access may be supported by concurrently writing substripes of data to each device/extent.
    • 提供了有效地将数据存储到数据存储设备或子系统的方法。 数据存储设备可以是固态设备(SSD),并且可以被实现为RAID(独立磁盘的冗余阵列)或其他子系统的一部分。 当现有数据被读取和更新并且必须被重新存储时,数据被组合和存储,就像它是新数据一样,并且以顺序的方式被写入,而不是被写入同一存储位置。 较新版本的版本与之前的版本不同。 如果存储子系统采用数据条带化,则条带大小可以与数据的逻辑集合(例如,扩展)的大小相匹配,使得每个这样的逻辑数据集合被完全存储在存储子系统中的设备上。 可以通过将数据的同时写入每个设备/范围来支持并发设备访问。
    • 4. 发明授权
    • Gain control system for wireless communication system
    • 无线通信系统增益控制系统
    • US09112471B1
    • 2015-08-18
    • US14218996
    • 2014-03-19
    • Nitin JainGopikrishna Charipadi
    • Nitin JainGopikrishna Charipadi
    • H04L27/08H03G3/30
    • H03G3/3036H03G3/3052
    • A gain control system for a gain stage of a wireless communication system includes a gain control module and a mode selection module. The gain control module is operable in automatic gain control (AGC) and manual gain control (MGC) modes. The mode selection module checks the presence of first user-data in the first sub-frame based on a received signal strength indication (RSSI) value and/or a decibel amplitude level relative to full scale (dBFS) value, the presence of second user-data in a second sub-frame subsequent to the first sub-frame based on an advance information, calculates an estimated signal power level, and configures the gain control module in one of the AGC and MGC modes. Based on the mode, the gain control module provides a gain value to the gain stage.
    • 用于无线通信系统的增益级的增益控制系统包括增益控制模块和模式选择模块。 增益控制模块可在自动增益控制(AGC)和手动增益控制(MGC)模式下工作。 模式选择模块基于接收信号强度指示(RSSI)值和/或相对于满量程(dBFS)值的分贝幅度水平来检查第一子帧中的第一用户数据的存在,第二用户的存在 基于提前信息在第一子帧之后的第二子帧中计算估计信号功率电平,并将增益控制模块配置为AGC和MGC模式之一。 基于该模式,增益控制模块向增益级提供增益值。
    • 5. 发明授权
    • Priority aware MAC flow control
    • 优先级感知MAC流量控制
    • US08743691B2
    • 2014-06-03
    • US13161439
    • 2011-06-15
    • Nitin JainRajkumar Jalan
    • Nitin JainRajkumar Jalan
    • H04L12/28H04L12/56G06F15/16G06F15/173
    • H04L47/10G06F15/17368H04L12/2852H04L47/2433
    • Solutions are provided that allow a network device to apply flow control on the MAC layer while taking into account the priority of the frame of traffic. This may be accomplished by generating a frame indicating that traffic flow should be paused, while utilizing a new opcode value, or alternatively by utilizing a new type/length value (possibly combined with a new opcode value). A receiving device may then examine the fields of the frame to determine whether it should use priority-based pausing, and then examine other fields to determine which priority-levels to pause and for how long. This allows for improved efficiency in flow control on the MAC layer.
    • 提供的解决方案允许网络设备在考虑到流量帧的优先级的情况下对MAC层应用流量控制。 这可以通过生成指示业务流应该被暂停,同时利用新的操作码值,或者通过利用新的类型/长度值(可能与新的操作码值组合)来实现。 然后,接收设备可以检查帧的字段以确定它是否应该使用基于优先级的暂停,然后检查其他字段以确定要暂停的优先级等级以及多长时间。 这样可以提高MAC层的流量控制效率。
    • 6. 发明授权
    • Integrated RF transceiver
    • 集成RF收发器
    • US08520564B1
    • 2013-08-27
    • US13224798
    • 2011-09-02
    • Shawn M. LorgKenneth V. BuerRamana DarapuNitin Jain
    • Shawn M. LorgKenneth V. BuerRamana DarapuNitin Jain
    • H04B1/44
    • H03G3/3042
    • The present disclosure includes an integrated full-duplex transceiver, which may be implemented on a single substrate or die. A single substrate may in turn, comprise, an I/O port configured for full-duplex operation, a transmit portion and a receive portion, a first mixer for up-converting a transmit signal, a second mixer for down-converting a receive signal, a first independently tunable local oscillator that drives the first mixer, and a second independently tunable local oscillator that drives the second mixer. The first independently tunable oscillator may facilitate up-conversion of a transmit IF signal, while a second independently tunable oscillator may facilitate down-conversion of a receive RF signal.
    • 本公开包括可以在单个基板或管芯上实现的集成全双工收发器。 单个衬底可以依次包括被配置用于全双工操作的I / O端口,发送部分和接收部分,用于上变频发送信号的第一混频器,用于下变频接收信号的第二混频器 ,驱动第一混频器的第一独立可调谐本地振荡器,以及驱动第二混频器的第二独立可调谐本地振荡器。 第一独立可调谐振荡器可以促进发射IF信号的上变频,而第二独立可调振荡器可以促进接收RF信号的下变频。
    • 10. 发明申请
    • PROCESSING CLOCK SIGNALS
    • 处理时钟信号
    • US20120169393A1
    • 2012-07-05
    • US12982593
    • 2010-12-30
    • Nitin GuptaNitin Jain
    • Nitin GuptaNitin Jain
    • H03K3/356H03K3/286H03K3/00
    • H03K5/151H03K2005/00136
    • A circuit for processing a clock signal including first and second clock edges of different polarities, the circuit including an inverter for inverting a first clock edge to generate an inverted first clock edge and inverting a second clock edge to generate an inverted second clock edge; a first pass gate for receiving the inverted clock edge and outputting a first trigger signal of a first polarity; and a second pass gate for receiving the second clock edge and outputting a second trigger signal of the first polarity, wherein the second pass gate is controlled to open responsive to the inverted second clock edge; whereby the delay between the first clock edge and the first trigger signal is substantially equal to the delay between the second clock edge and second trigger signal.
    • 一种用于处理包括不同极性的第一和第二时钟沿的时钟信号的电路,所述电路包括用于反相第一时钟沿以产生反相第一时钟沿的反相器,并且反相第二时钟沿以产生反相第二时钟沿; 第一通路门,用于接收反相时钟沿并输出第一极性的第一触发信号; 以及第二通路门,用于接收第二时钟沿并输出第一极性的第二触发信号,其中第二通道门被控制为响应于反相的第二时钟沿打开; 由此第一时钟沿和第一触发信号之间的延迟基本上等于第二时钟沿和第二触发信号之间的延迟。