专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2014070264A1 SYSTEM AND METHOD FOR DYNAMIC MEMORY POWER MANAGEMENT 审中-公开
标题翻译：动态记忆功率管理系统与方法
公开(公告)号：WO2014070264A1
公开(公告)日：2014-05-08
申请号：PCT/US2013/051231
申请日：2013-07-19
申请人： QUALCOMM INCORPORATED
发明人： LO, Haw-Jing , TAHA, Ali , CHUN, Dexter T.
IPC分类号： G06F1/32
CPC分类号： G06F1/3225 , G06F1/3275 , G06F12/023 , Y02D10/14 , Y02D50/20
摘要： Various embodiments of methods and systems for hardware (HW) based dynamic memory management in a portable computing device (PCD) are disclosed. One exemplary method includes generating a lookup table (LUT) to track each memory page located across multiple portions of a volatile memory. The records in the LUT are updated to keep track of data locations. When the PCD enters a sleep state to conserve energy, the LUT may be queried to determine which specific memory pages in a first portion of volatile memory (e.g., an upper bank) contain data content and which pages in a second portion of volatile memory (e.g., a lower bank) are available for receipt of content. Based on the query, the location of the data in the memory pages of the upper bank is known and can be quickly migrated to memory pages in the lower bank which are identified for receipt of the data.
摘要翻译：公开了在便携式计算设备（PCD）中基于硬件（HW）的动态存储器管理的方法和系统的各种实施例。一种示例性方法包括生成查找表（LUT）以跟踪位于易失性存储器的多个部分上的每个存储器页面。更新LUT中的记录以跟踪数据位置。当PCD进入睡眠状态以节省能量时，可以查询LUT以确定易失性存储器（例如，上部存储体）的第一部分中的哪些特定存储器页面包含数据内容以及易失性存储器的第二部分中的哪些页面例如，较低的银行）可用于接收内容。基于该查询，数据在上部存储器页面中的位置是已知的，并且可以被快速迁移到被识别用于接收数据的下部的存储器页面中。

2. 发明申请

WO2015042469A1 SYSTEM AND METHOD FOR CONSERVING MEMORY POWER USING DYNAMIC MEMORY I/O RESIZING 审中-公开
标题翻译：使用动态存储器I / O复位来保存存储器电源的系统和方法
公开(公告)号：WO2015042469A1
公开(公告)日：2015-03-26
申请号：PCT/US2014/056659
申请日：2014-09-19
申请人： QUALCOMM INCORPORATED
发明人： LO, Haw-Jing , CHUN, Dexter
IPC分类号： G06F1/32
CPC分类号： G06F13/4018 , G06F1/3253 , G06F1/3275 , G06F13/1678 , Y02D10/13 , Y02D10/14 , Y02D10/151
摘要： Systems and methods are disclosed for conserving power consumption in a memory system. One such system comprises a DRAM memory system and a system on chip (SoC). The SoC is coupled to the DRAM memory system via a memory bus. The SoC comprises one or more memory controllers for processing memory requests from one or more memory clients for accessing the DRAM memory system. The one or more memory controllers are configured to selectively conserve memory power consumption by dynamically resizing a bus width of the memory bus.
摘要翻译：公开了用于节省存储器系统中的功耗的系统和方法。一种这样的系统包括DRAM存储器系统和片上系统（SoC）。 SoC通过存储器总线耦合到DRAM存储器系统。 SoC包括用于处理来自一个或多个存储器客户端的用于访问DRAM存储器系统的存储器请求的一个或多个存储器控制器。一个或多个存储器控制器被配置为通过动态地调整存储器总线的总线宽度来选择性地节省存储器功耗。

3. 发明申请

WO2017136099A3 FORCED IDLING OF MEMORY SUBSYSTEMS 审中-公开
公开(公告)号：WO2017136099A3
公开(公告)日：2017-08-10
申请号：PCT/US2017/012514
申请日：2017-01-06
申请人： QUALCOMM INCORPORATED
发明人： ALAVOINE, Olivier , LEE, Sejoong , KAZI, Tauseef , BOOTH, Simon , REGINI, Edoardo , JAKUSHOKAS, Renatas , PATODIA, Saurabh , GEMAR, Jeffrey , LO, Haw-Jing , CHAMARTY, Vinod , ANDREEV, Boris , SHEN, Tao , BHASKARA, Aravind , WANG, Wenbiao , MOLLOY, Stephen
IPC分类号： G06F1/32
摘要： Various aspects include methods for managing memory subsystems on a computing device. Various aspect methods may include determining a period of time to force a memory subsystem on the computing device into a low power mode, inhibiting memory access requests to the memory subsystem during the determined period of time, forcing the memory subsystem into the low power mode for the determined period of time, and executing the memory access requests to the memory subsystem inhibited during the determined period of time in response to expiration of the determined period of time.

4. 发明申请

WO2015134337A1 SYSTEM AND METHOD FOR PROVIDING POWER-SAVING STATIC IMAGE DISPLAY REFRESH IN A DRAM MEMORY SYSTEM 审中-公开
标题翻译：用于在DRAM存储器系统中提供省电静态图像显示刷新的系统和方法
公开(公告)号：WO2015134337A1
公开(公告)日：2015-09-11
申请号：PCT/US2015/018203
申请日：2015-02-28
申请人： QUALCOMM INCORPORATED
发明人： IRANLI, Ali , KHAN, Moinul , LO, Haw-Jing
IPC分类号： G06F1/32
CPC分类号： G06T1/60 , G06F1/3218 , G06F1/3265 , G06F1/3275 , G09G2330/022 , Y02D10/13 , Y02D10/14 , Y02D10/153 , Y02D50/20
摘要： Systems, methods, and computer programs are disclosed for reducing power consumption for static image display refresh in a dynamic random access memory (DRAM) memory system. One such method comprises: prefetching static image frame content from a DRAM memory device into a system cache; during a static display refresh operation, a display processor reads the static image frame content from the system cache while the DRAM memory device is in a power-saving, self-refresh state; and the display processor feeding the static image frame content to a mobile display.
摘要翻译：公开了用于降低动态随机存取存储器（DRAM）存储器系统中静态图像显示刷新的功耗的系统，方法和计算机程序。一种这样的方法包括：将静态图像帧内容从DRAM存储器设备预取到系统高速缓存中; 在静态显示刷新操作期间，显示处理器在DRAM存储器件处于省电自刷新状态的同时从系统高速缓存读取静态图像帧内容; 并且显示处理器将静态图像帧内容馈送到移动显示器。

5. 发明申请

WO2014186229A1 METHODS AND SYSTEMS FOR SMART REFRESH OF DYNAMIC RANDOM ACCESS MEMORY 审中-公开
标题翻译：动态随机存取存储器的智能刷新方法与系统
公开(公告)号：WO2014186229A1
公开(公告)日：2014-11-20
申请号：PCT/US2014/037525
申请日：2014-05-09
申请人： QUALCOMM INCORPORATED
发明人： LO, Haw-Jing , CHUN, Dexter
IPC分类号： G11C11/406 , G11C11/4072 , G11C7/04 , G06F13/16
CPC分类号： G11C11/40622 , G11C7/04 , G11C11/40603 , G11C11/40611 , G11C11/40626 , G11C11/4072
摘要： Methods and devices for refreshing a dynamic memory device, (e.g., DRAM) to eliminate unnecessary page refresh operations. A value in a lookup table for the page may indicate whether valid data including all zeros is present in the page. When the page includes valid data of all zeros, the lookup table value may be set so that refresh, memory read, write and clear accesses of the page may be inhibited and a valid value may be returned. A second lookup table may contain a second value indicating whether a page has been accessed by a page read or write during the page refresh interval. A page refresh, by issuing an ACT -PRE command pair, and a page address may be performed according to the page refresh interval when the second value indicates that page access has not occurred.
摘要翻译：用于刷新动态存储设备（例如，DRAM）以消除不必要的页面刷新操作的方法和设备。该页面的查找表中的值可以指示页面中是否存在包括全部零的有效数据。当页面包括全零的有效数据时，可以设置查找表值，使得可以禁止页面的刷新，存储器读取，写入和清除访问，并且可以返回有效值。第二查找表可以包含指示在页面刷新间隔期间页面是否被页面读取或写入访问的第二值。当第二个值指示没有发生页面访问时，可以根据页面刷新间隔来执行通过发出ACT -PRE命令对的页面刷新和页面地址。

6. 发明申请

WO2016081322A1 SYSTEMS AND METHODS FOR REDUCING VOLATILE MEMORY STANDBY POWER IN A PORTABLE COMPUTING DEVICE 审中-公开
标题翻译：便携式计算机设备中减少挥发性记忆体电源的系统和方法
公开(公告)号：WO2016081322A1
公开(公告)日：2016-05-26
申请号：PCT/US2015/060740
申请日：2015-11-13
申请人： QUALCOMM INCORPORATED
发明人： QUACH, Nhon Toai , DEEPAK, Virat , ARIAS, Oscar Cabral , LI, Yanru , LO, Haw-Jing , DROP, Michael , PINNAMARAJU DURGA, Venkata Narayana , KHAN, Moinul
IPC分类号： G06F1/32 , H03M7/30
CPC分类号： G06F1/3275 , G06F1/3287 , G06F2212/1028 , G06F2212/401 , G11C11/4074 , G11C11/409 , H03M7/30 , Y02D10/13 , Y02D10/14 , Y02D10/171
摘要： Various embodiments of systems and methods are disclosed for reducing volatile memory standby power in a portable computing device. One such method involves receiving a request for a volatile memory device to enter a standby power mode. One or more compression parameters are determined for compressing content stored in a plurality of banks of the volatile memory device. The stored content is compressed based on the one or more compression parameters to free-up at least one of the plurality of banks. The method disables self-refresh of at least a portion of one or more of the plurality of banks freed-up by the compression during the standby power mode.
摘要翻译：公开了用于减少便携式计算设备中的易失性存储器待机功率的系统和方法的各种实施例。一种这样的方法包括接收对易失性存储器设备进入待机功率模式的请求。确定一个或多个压缩参数以压缩存储在易失性存储器件的多个存储体中的内容。存储的内容基于一个或多个压缩参数被压缩以释放多个存储体中的至少一个存储体。该方法禁用在待机功率模式期间由压缩释放的多个组中的一个或多个的至少一部分的自刷新。

7. 发明申请

WO2015106145A1 SYSTEM AND METHOD FOR RESOLVING DRAM PAGE CONFLICTS BASED ON MEMORY ACCESS PATTERNS 审中-公开
标题翻译：基于存储器访问模式解决DRAM页面冲突的系统和方法
公开(公告)号：WO2015106145A1
公开(公告)日：2015-07-16
申请号：PCT/US2015/010883
申请日：2015-01-09
申请人： QUALCOMM INCORPORATED
发明人： MONDAL, Mriganka , LO, Haw-Jing
IPC分类号： G11C11/4096 , G11C7/10
CPC分类号： G06F3/0611 , G06F3/0655 , G06F3/0673 , G06F12/0607 , G06F13/1626 , G06F2212/652 , G11C7/1042 , G11C7/1072 , G11C7/1075 , G11C11/4096 , Y02D10/14
摘要： Systems, methods, and computer programs are disclosed for managing access requests to a DRAM memory device (104). One embodiment includes receiving memory access pattern data (116) for at least one of a plurality of memory clients (110) prior to a corresponding memory transaction with a DRAM memory device (104). Next, it is determined (114), based on the received memory access pattern data (116), that a future transaction of a first of the plurality of memory clients (110) may create a future page conflict with a current transaction of a second of the plurality of memory clients (110). The future page conflict is then resolved by interleaving access to an associated bank (106) in the DRAM memory device (104) by the first and second memory clients (110) according to the received memory access pattern data (116).
摘要翻译：公开了用于管理对DRAM存储器件（104）的访问请求的系统，方法和计算机程序。一个实施例包括在与DRAM存储器设备（104）进行相应的存储器处理之前，为多个存储器客户端（110）中的至少一个接收存储器访问模式数据（116）。接下来，基于所接收的存储器访问模式数据（116）确定（114）多个存储器客户端（110）中的第一个存储器客户端（110）的未来事务可能与第二个存储器访问模式数据的多个存储器客户端（110）。然后，根据接收到的存储器访问模式数据（116），通过第一和第二存储器客户端（110）对DRAM存储器设备（104）中的相关联存储体（106）的访问进行交织来解决未来页面冲突。

8. 发明申请

WO2011085323A3 SYSTEM AND METHOD OF MONITORING A CENTRAL PROCESSING UNIT IN REAL TIME 审中-公开
公开(公告)号：WO2011085323A3
公开(公告)日：2011-07-14
申请号：PCT/US2011/020701
申请日：2011-01-10
申请人： QUALCOMM INCORPORATED , THOMSON, Steven S. , IRANLI, Ali , DROP, Michael J. , CUPPU, Vinodh R. , CHUN, Christopher Kong Yee , XUE, Tao , LO, Haw-Jing , KHAN, Moinul, H.
发明人： THOMSON, Steven S. , IRANLI, Ali , DROP, Michael J. , CUPPU, Vinodh R. , CHUN, Christopher Kong Yee , XUE, Tao , LO, Haw-Jing , KHAN, Moinul, H.
IPC分类号： G06F1/32
摘要： A method of monitoring one or more central processing units in real time is disclosed. The method may include monitoring state data associated with the one or more CPUs in real-time, filtering the state data, and at least partially based on filtered state data, selectively altering one or more system settings.

9. 发明公开

EP3114544A1 SYSTEM AND METHOD FOR PROVIDING POWER-SAVING STATIC IMAGE DISPLAY REFRESH IN A DRAM MEMORY SYSTEM 审中-公开
标题翻译：系统和方法静态节能鉴于DRAM存储系统升级
公开(公告)号：EP3114544A1
公开(公告)日：2017-01-11
申请号：EP15711930.6
申请日：2015-02-28
申请人： Qualcomm Incorporated
发明人： IRANLI, Ali , KHAN, Moinul , LO, Haw-Jing
IPC分类号： G06F1/32
CPC分类号： G06T1/60 , G06F1/3218 , G06F1/3265 , G06F1/3275 , G09G2330/022 , Y02D10/13 , Y02D10/14 , Y02D10/153 , Y02D50/20
摘要： Systems, methods, and computer programs are disclosed for reducing power consumption for static image display refresh in a dynamic random access memory (DRAM) memory system. One such method comprises: prefetching static image frame content from a DRAM memory device into a system cache; during a static display refresh operation, a display processor reads the static image frame content from the system cache while the DRAM memory device is in a power-saving, self-refresh state; and the display processor feeding the static image frame content to a mobile display.
摘要翻译：系统，方法，和计算机程序盘游离缺失用于减少动态随机存取存储器（DRAM）的存储器系统，用于静态图像显示刷新功耗的一种搜索方法，包括：预取从DRAM存储器设备的静态图像帧内容到系统缓存;. 静态显示刷新操作期间，当DRAM器件处于省电，自刷新状态显示处理器将读取系统高速缓冲存储器中的静态图像帧内容; 和显示处理器供给的静态图像帧内容给移动显示。

10. 发明公开

EP3087452A1 METHOD AND APPARATUS FOR DRAM SPATIAL COALESCING WITHIN A SINGLE CHANNEL 审中-公开
标题翻译： VERFAHREN UND VORRICHTUNGFÜRRÄUMLICHEDRAM-KOALESZIERUNG IN EINEM EINZELKANAL
公开(公告)号：EP3087452A1
公开(公告)日：2016-11-02
申请号：EP14825014.5
申请日：2014-12-12
申请人： Qualcomm Incorporated
发明人： CHUN, Dexter Tamio , LO, Haw-Jing , DROP, Michael
IPC分类号： G06F1/32 , G11C7/10
CPC分类号： G06F12/06 , G06F1/3225 , G06F1/3275 , G06F13/1673 , Y02D10/13 , Y02D10/14 , Y02D50/20
摘要： Aspects include computing devices, systems, and methods for reorganizing the storage of data in memory to energize less than all of the memory devices of a memory module for read or write transactions. The memory devices may be connected to individual select lines such that a re-order logic may determine the memory devices to energize for a transaction according to a re-ordered memory map. The re-order logic may re-order memory addresses such that memory address provided by a processor for a transaction are converted to the re-ordered memory address according to the re-ordered memory map without the processor having to change its memory address scheme. The re-ordered memory map may provide for reduced energy consumption by the memory devices, or a balance of energy consumption and performance speed for latency tolerant processes.
摘要翻译：方面包括用于重新组织存储器中的数据存储器的计算设备，系统和方法，以激励小于用于读或写交易的存储器模块的所有存储器设备。存储器件可以连接到单独的选择线，使得重新排序逻辑可以根据重新排序的存储器映射来确定存储器件激活事务。重新排序逻辑可以重新排序存储器地址，使得由处理器为交易提供的存储器地址根据重新排序的存储器映射被转换为重新排序的存储器地址，而处理器不必改变其存储器地址方案。重新排序的存储器映射可以提供由存储器件减少的能量消耗，或等待容忍过程的能量消耗和性能速度的平衡。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式