专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07249010B1 Methods of estimating susceptibility to single event upsets for a design implemented in an FPGA 有权
标题翻译：估计在FPGA中实现的设计对单事件不匹配的敏感性的方法
公开(公告)号：US07249010B1
公开(公告)日：2007-07-24
申请号：US10407280
申请日：2003-04-03
申请人： Prasanna Sundararajan , Carl H. Carmichael , Scott P. McMillan , Brandon J. Blodget , Cameron D. Patterson
发明人： Prasanna Sundararajan , Carl H. Carmichael , Scott P. McMillan , Brandon J. Blodget , Cameron D. Patterson
IPC分类号： G06F9/44 , G06F13/10 , G06F13/12 , G06F13/00 , G06F17/50 , G06F9/00 , G01R31/08 , G01F19/00 , G06F11/34 , G06F15/00 , G21C17/00 , H03K17/693 , H03K17/687
CPC分类号： G06F17/5054 , G06F2217/70
摘要： Methods of estimating the susceptibility to single event upsets (SEUs) of a design implemented in an FPGA. In an FPGA, many of the configuration memory cells could change state in response to an SEU without affecting the functionality of a design implemented in the FPGA. According to the methods of the invention, the number of “care bits” (bits associated with resources actually used in the design) is determined. The number of care bits as a proportion of the total number of configuration memory cells in the FPGA determines the “SEU Probability Impact” (SEUPI) value. The “Mean Time Between Upsets” (MTBU) value is an estimate of how much time will elapse, on average, before one of the configuration memory cells in the FPGA is affected by an SEU. To obtain the “Mean Time Between Failures” for the design implemented in the FPGA, the MTBU value is divided by the SEUPI value.
摘要翻译：估计在FPGA中实现的设计对单事件扰乱（SEU）的敏感性的方法。在FPGA中，许多配置存储单元可以响应于SEU而改变状态，而不影响在FPGA中实现的设计的功能。根据本发明的方法，确定“关心位”（与设计中实际使用的资源相关联的位）的数量。保留位的数量占FPGA中配置存储单元总数的比例决定了“SEU概率影响”（SEUPI）值。 “平均平均故障间隔时间”（MTBU）值是在FPGA中的一个配置存储器单元受SEU影响之前平均估计经过多少时间。为了获得FPGA中设计的“平均故障间隔时间”，MTBU值除以SEUPI值。

2. 发明授权

US07406673B1 Method and system for identifying essential configuration bits 有权
标题翻译：用于识别基本配置位的方法和系统
公开(公告)号：US07406673B1
公开(公告)日：2008-07-29
申请号：US10917033
申请日：2004-08-12
申请人： Cameron D. Patterson , Prasanna Sundararajan , Brandon J. Blodget , Scott P. McMillan
发明人： Cameron D. Patterson , Prasanna Sundararajan , Brandon J. Blodget , Scott P. McMillan
IPC分类号： G06F17/50 , G06F9/00 , G06F15/177 , G06F1/24
CPC分类号： G06F17/5054
摘要： A method and system are disclosed. The method and system provide the ability to identify a configuration bit as an essential configuration bit. The identifying that is performed uses a configuration bit definition.
摘要翻译：公开了一种方法和系统。该方法和系统提供将配置位标识为必要配置位的能力。执行的标识使用配置位定义。

3. 发明授权

US07343578B1 Method and system for generating a bitstream view of a design 有权
标题翻译：用于生成设计的比特流视图的方法和系统
公开(公告)号：US07343578B1
公开(公告)日：2008-03-11
申请号：US10917064
申请日：2004-08-12
申请人： Cameron D. Patterson , Prasanna Sundararajan , Brandon J. Blodget , Scott P. McMillan
发明人： Cameron D. Patterson , Prasanna Sundararajan , Brandon J. Blodget , Scott P. McMillan
IPC分类号： G06F17/50
CPC分类号： G06F17/5045
摘要： A method and system for generating a bitstream view of a programmable logic device (PLD) design are disclosed. The present invention allows for the correlation of a physical circuit description (e.g., one or more of a PLD design's essential configuration bits) and a logical circuit description (e.g., one or more of the logic elements that make up a PLD design), which can also be viewed as correlating one or more of the physical elements of the design's implementation in the PLD with one or more of the design's logical elements.
摘要翻译：公开了一种用于生成可编程逻辑器件（PLD）设计的位流视图的方法和系统。本发明允许物理电路描述（例如，PLD设计的基本配置位中的一个或多个）与逻辑电路描述（例如，构成PLD设计的一个或多个逻辑元件）的相关性，其中也可以被视为将PLD中设计实现的一个或多个物理元素与设计的一个或多个逻辑元素相关联。

4. 发明申请

US20100122095A1 Hardware-facilitated secure software execution environment 失效
标题翻译：硬件安全软件执行环境
公开(公告)号：US20100122095A1
公开(公告)日：2010-05-13
申请号：US11707951
申请日：2007-02-20
申请人： Mark T. Jones , Peter M. Athanas , Cameron D. Patterson , Joshua N. Edmison , Anthony Mahar , Benjamin J. Muzal , Barry L. Polakowski , Jonathan P. Graf
发明人： Mark T. Jones , Peter M. Athanas , Cameron D. Patterson , Joshua N. Edmison , Anthony Mahar , Benjamin J. Muzal , Barry L. Polakowski , Jonathan P. Graf
IPC分类号： G06F21/22 , G06F12/14 , H04L9/28 , H04L9/14
CPC分类号： G06F21/53 , G06F21/72
摘要： A hardware-facilitated secure software execution environment provides protection of both program instructions and data against unauthorized access and/or execution to maintain confidentiality and integrity of the software or the data during distribution, in external memories, and during execution. The secure computing environment is achieved by using a hardware-based security method and apparatus to provide protection against software privacy and tampering. A Harvard architecture CPU core is instantiated on the same silicon chip along with encryption management unit (EMU) circuitry and secure key management unit (SKU) circuitry. Credential information acquired from one or more sources is combined by the SKU circuitry to generate one or more security keys provided to the EMU for use in decrypting encrypted program instructions and/or data that is obtained from a non-secure, off-chip source such as an external RAM, an information storage device or other network source. In a non-limiting illustrative example implementation, the EMU decrypts a single memory page of encrypted instructions or data per a corresponding encryption key provided by the SKU. Although instantiated on the same chip, the CPU core does not have direct access to the SKU circuitry or to encryption key information generated by the SKU.
摘要翻译：硬件便利的安全软件执行环境提供对程序指令和数据的保护，以防止未经授权的访问和/或执行，以在分发，外部存储器和执行期间保持软件或数据的机密性和完整性。安全计算环境通过使用基于硬件的安全方法和装置来提供防止软件隐私和篡改的保护来实现。哈佛架构CPU内核与加密管理单元（EMU）电路和安全密钥管理单元（SKU）电路一起在同一硅芯片上实例化。从一个或多个源获取的凭证信息由SKU电路组合以产生提供给EMU的一个或多个安全密钥，用于解密加密的程序指令和/或从非安全的片外来源获得的数据，例如作为外部RAM，信息存储设备或其他网络源。在非限制性说明性示例实现中，EMU根据由SKU提供的相应加密密钥对加密指令的单个存储器页面或数据进行解密。虽然在同一芯片上实例化，但是CPU内核不能直接访问SKU电路或者由SKU生成的加密密钥信息。

5. 发明授权

US07143418B1 Core template package for creating run-time reconfigurable cores 有权
标题翻译：用于创建运行时可重构核心的核心模板包
公开(公告)号：US07143418B1
公开(公告)日：2006-11-28
申请号：US10013764
申请日：2001-12-10
申请人： Cameron D. Patterson
发明人： Cameron D. Patterson
IPC分类号： G06F9/00
CPC分类号： G06F17/5027 , G06F8/447
摘要： A method and apparatus for creating run-time reconfigurable cores using a core template package. The core template package provides an object-oriented application programming interface for specifying run-time reconfigurable (RTR) electronic circuit designs in a RTR application program. A run-time parameterizable (RTP) core library includes a plurality of predefined RTP core classes that implement selected functions in an electronic circuit design when invoked from an RTR application program. An RTP core template package includes a plurality of template classes. Each template class has a predefined set of method interfaces and fields. The RTP core template package further includes an RTP core template class that includes methods for building, connecting and traversing a hierarchy of RTP core objects based on the template classes and the predefined RTP core classes.
摘要翻译：一种用于使用核心模板包创建运行时可重构核心的方法和装置。核心模板包提供了一种面向对象的应用程序编程接口，用于在RTR应用程序中指定运行时可重配置（RTR）电子电路设计。运行时可参数化（RTP）核心库包括多个预定义的RTP核心类，其在从RTR应用程序调用时实现电子电路设计中的所选功能。 RTP核心模板包包括多个模板类。每个模板类都有一组预定义的方法接口和字段。 RTP核心模板包还包括RTP核心模板类，其包括基于模板类和预定义的RTP核心类构建，连接和遍历RTP核心对象的层次结构的方法。

6. 发明授权

US07080226B1 Field programmable gate array (FPGA) configuration data path for module communication 有权
标题翻译：用于模块通信的现场可编程门阵列（FPGA）配置数据通路
公开(公告)号：US07080226B1
公开(公告)日：2006-07-18
申请号：US10612522
申请日：2003-07-02
申请人： Cameron D. Patterson
发明人： Cameron D. Patterson
IPC分类号： G06F12/00
CPC分类号： H03K19/17748 , G06F12/1416 , H03K19/17736 , H03K19/1776
摘要： Data is transferred on a field programmable gate array (FPGA) by (1) retrieving a first set of data from a first block RAM column of a configuration memory of the FPGA, (2) storing the first set of data retrieved from the first block RAM column in a frame data output register, (3) transferring the first set of data from the frame data output register directly to a frame data input register through a configuration bus of the FPGA, and (4) transferring the first set of data from the frame data input register to a second block RAM column of the configuration memory. The configuration bus is wide (e.g., 32-bits), thereby resulting in a high data transfer bandwidth.
摘要翻译：数据通过（1）从FPGA的配置存储器的第一块RAM列获取第一组数据，（2）存储从第一块检索的第一组数据，在现场可编程门阵列（FPGA）上传送数据 RAM列，（3）通过FPGA的配置总线将第一组数据从帧数据输出寄存器直接传送到帧数据输入寄存器，（4）将第一组数据从帧数据输入寄存器到配置存储器的第二个块RAM列。配置总线宽（例如，32位），从而导致高数据传输带宽。

7. 发明授权

US07669168B1 Method and apparatus for dynamically connecting modules in a programmable device 有权
标题翻译：用于在可编程设备中动态连接模块的方法和装置
公开(公告)号：US07669168B1
公开(公告)日：2010-02-23
申请号：US11527963
申请日：2006-09-27
申请人： Cameron D. Patterson
发明人： Cameron D. Patterson
IPC分类号： G06F17/50
CPC分类号： G06F17/5054
摘要： Method and apparatus for dynamically connecting modules within a programmable device is described. In an example, a programmable device is programmed with modular circuits. A bitstream is obtained from a database. The bitstream includes a first portion associated with a module and a second portion associated with an interface to the module. The bitstream is then modified with configuration data to connect the interface to one or more of the modular circuits. The programmable device is then configured using the modified bitstream.
摘要翻译：描述了在可编程设备内动态连接模块的方法和设备。在一个例子中，可编程器件用模块化电路编程。从数据库获得比特流。比特流包括与模块相关联的第一部分和与模块的接口相关联的第二部分。然后用配置数据修改比特流，以将该接口连接到一个或多个模块化电路。然后使用修改的比特流来配置可编程设备。

8. 发明授权

US06457164B1 Hetergeneous method for determining module placement in FPGAs 失效
标题翻译：用于确定FPGA中模块放置的Hetergeneous方法
公开(公告)号：US06457164B1
公开(公告)日：2002-09-24
申请号：US09608694
申请日：2000-06-29
申请人： L. James Hwang , Eric F. Dellinger , Sujoy Mitra , Sundararajarao Mohan , Cameron D. Patterson , Ralph D. Wittig
发明人： L. James Hwang , Eric F. Dellinger , Sujoy Mitra , Sundararajarao Mohan , Cameron D. Patterson , Ralph D. Wittig
IPC分类号： G06F1750
CPC分类号： G06F17/5072
摘要： The invention provides parametric modules called Self Implementing Modules (SIMs) for use in programmable logic devices such as FPGAS. The invention further provides tools and methods for generating and using SIMs. SIMs implement themselves at the time the design is elaborated, targeting a specified FPGA according to specified parameters. In one embodiment, a SIM references or includes one or more floorplanners each of which may employ one or more placement algorithms. Such placement algorithms might include, for example: a linear ordering algorithm that places datapath logic bitwise in a regular linear pattern; a rectangular mesh algorithm that implements memory in a grid pattern in distributed RAM; a columnar algorithm for counters and other arithmetic logic; or a simulated annealing algorithm for random logic such as control logic. Therefore, a design including more than one SIM can utilize a plurality of placement algorithms at the same or different levels of hierarchy. The design as a whole can therefore utilize a non-uniform global placement strategy.
摘要翻译：本发明提供了在诸如FPGAS之类的可编程逻辑器件中使用的称为自实现模块（SIM）的参数模块。本发明还提供了用于生成和使用SIM的工具和方法。在设计时，SIMs实现自己，根据指定的参数对指定的FPGA进行定位。在一个实施例中，SIM引用或包括一个或多个楼层布置器，每个楼层布置器可以采用一个或多个布置算法。这样的放置算法可以包括例如：将数据路径逻辑按位地放置在规则线性模式中的线性排序算法; 在分布式RAM中实现网格图案中的存储器的矩形网格算法; 计数器和其他算术逻辑的柱状算法; 或用于诸如控制逻辑的随机逻辑的模拟退火算法。因此，包括多于一个SIM的设计可以利用相同或不同层级的多个放置算法。因此，整体设计可以利用不均匀的全球布局策略。

9. 发明授权

US06430732B1 Method for structured layout in a hardware description language 有权
标题翻译：硬件描述语言中结构化布局的方法
公开(公告)号：US06430732B1
公开(公告)日：2002-08-06
申请号：US09246253
申请日：1999-02-08
申请人： L. James Hwang , Cameron D. Patterson , Sujoy Mitra
发明人： L. James Hwang , Cameron D. Patterson , Sujoy Mitra
IPC分类号： G06F1750
CPC分类号： G06F17/5072
摘要： A method is provided for structured layout of design objects in a hardware description language (HDL). Standard features of the HDL are used to specify a first-level design object and the placement of other design objects in the first-level design object. A first-level design object is declared, wherein the first design object has no input or output ports and has one or more slots available for one or more second-level design objects. Values are assigned to attributes of the first-level design object to indicate placement for the second-level design objects within the first-level design object. The second-level design objects are declared as elements within the first-level design object, and the first- and second-level design objects are thereafter compiled.
摘要翻译：提供了一种用于硬件描述语言（HDL）中的设计对象的结构化布局的方法。 HDL的标准功能用于指定一级设计对象和其他设计对象在第一级设计对象中的放置。声明第一级设计对象，其中第一设计对象没有输入或输出端口，并且具有一个或多个可用于一个或多个二级设计对象的时隙。值被分配给第一级设计对象的属性，以指示第一级设计对象中的二级设计对象的放置。二级设计对象在第一级设计对象中被声明为元素，之后编译第一级和第二级设计对象。

10. 发明授权

US06802026B1 Parameterizable and reconfigurable debugger core generators 有权
标题翻译：可参数化和可重新配置的调试器核心发生器
公开(公告)号：US06802026B1
公开(公告)日：2004-10-05
申请号：US09858809
申请日：2001-05-15
申请人： Cameron D. Patterson , Timothy O. Price
发明人： Cameron D. Patterson , Timothy O. Price
IPC分类号： G06F1100
CPC分类号： G06F11/362
摘要： System and method for debugging a run-time reconfigurable processing arrangement. The processing arrangement includes a host process that hosts a run-time reconfiguration application program and a programmable logic device (PLD). The run-time reconfiguration program specifies a circuit design with references to core generators in a library, generates configuration data that implements the circuit design on the PLD, and configures the PLD with the configuration data. One of the core generators generates a breakpoint circuit that steps the PLD for a selected number of clock cycles. When the PLD is activated, the breakpoint circuit steps the PLD, and state information of one or more selected elements of the PLD is analyzed after stepping the PLD. Depending on the analysis, the breakpoint core generator is re-parameterized and the PLD reconfigured with a new breakpoint circuit to continue debugging.
摘要翻译：用于调试运行时可重构处理布置的系统和方法。处理装置包括承载运行时重配置应用程序和可编程逻辑器件（PLD）的主机进程。运行时重新配置程序指定一个参考库中核心发生器的电路设计，生成实现PLD电路设计的配置数据，并用配置数据配置PLD。核心发生器之一产生一个断点电路，以便在选定数量的时钟周期内对PLD进行步进。当PLD被激活时，断点电路步进PLD，并且在步进PLD之后分析PLD的一个或多个所选元素的状态信息。根据分析，断点核心发生器被重新参数化，并且使用新的断点电路重新配置PLD以继续调试。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式