专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07202137B2 Process for producing an integrated electronic circuit comprising superposed components and integrated electronic circuit thus obtained 有权
标题翻译：一种集成电子电路的制造方法，包括由此获得的重叠部件和集成电子电路
公开(公告)号：US07202137B2
公开(公告)日：2007-04-10
申请号：US10850040
申请日：2004-05-20
申请人： Philippe Delpech , Christophe Regnier , Sebastien Cremer , Stephane Monfray
发明人： Philippe Delpech , Christophe Regnier , Sebastien Cremer , Stephane Monfray
IPC分类号： H01L21/20
CPC分类号： H01L28/40 , H01L21/76264 , H01L29/66772 , H01L29/78648
摘要： A process for producing an integrated electronic circuit. The process begins with the production of a first electronic component and a second electronic component that are superposed on top of a substrate. A volume of temporary material is formed on the substrate at the position of the second electronic component. The first electronic component is then produced above the volume of temporary material relative to the substrate, and then the second electronic component is produced using at least one shaft for access to the temporary material. The first electronic component may be an active component and the second electronic component may be a passive component.
摘要翻译：一种集成电子电路的制造方法。该过程开始于重叠在基板顶部上的第一电子部件和第二电子部件的制造。在第二电子部件的位置处，在基板上形成一定量的临时材料。然后在临时材料的体积上方相对于基板制造第一电子部件，然后使用至少一个轴来制造第二电子部件，用于接近临时材料。第一电子部件可以是有源部件，第二电子部件可以是无源部件。

2. 发明授权

US07378692B2 Integrated electronic circuit comprising superposed components 有权
标题翻译：集成电子电路包括重叠的部件
公开(公告)号：US07378692B2
公开(公告)日：2008-05-27
申请号：US11412270
申请日：2006-04-27
申请人： Philippe Delpech , Christophe Regnier , Sebastien Cremer , Stephane Monfray
发明人： Philippe Delpech , Christophe Regnier , Sebastien Cremer , Stephane Monfray
IPC分类号： H01L29/76 , H01L29/94 , H01L31/062 , H01L31/113 , H01L31/119
CPC分类号： H01L28/40 , H01L21/76264 , H01L29/66772 , H01L29/78648
摘要： An integrated electronic circuit with at least at least one passive electronic component and at least one active electronic component. The passive electronic component is formed within an insulating material disposed on a substrate. The active component is formed within a volume of substantially single-crystal semiconductor material disposed on top of the passive component.
摘要翻译：一种具有至少一个无源电子部件和至少一个有源电子部件的集成电子电路。被动电子部件形成在设置在基板上的绝缘材料内。活性组分形成在设置在无源组件顶部上的基本单晶半导体材料的体积内。

3. 发明申请

US20060189057A1 Integrated electronic circuit comprising superposed components 有权
标题翻译：集成电子电路包括重叠的部件
公开(公告)号：US20060189057A1
公开(公告)日：2006-08-24
申请号：US11412270
申请日：2006-04-27
申请人： Philippe Delpech , Christophe Regnier , Sebastien Cremer , Stephane Monfray
发明人： Philippe Delpech , Christophe Regnier , Sebastien Cremer , Stephane Monfray
IPC分类号： H01L21/8234
CPC分类号： H01L28/40 , H01L21/76264 , H01L29/66772 , H01L29/78648
摘要： An integrated electronic circuit with at least at least one passive electronic component and at least one active electronic component. The passive electronic component is formed within an insulating material disposed on a substrate. The active component is formed within a volume of substantially single-crystal semiconductor material disposed on top of the passive component.
摘要翻译：一种具有至少一个无源电子部件和至少一个有源电子部件的集成电子电路。被动电子部件形成在设置在基板上的绝缘材料内。活性组分形成在设置在无源组件顶部上的基本单晶半导体材料的体积内。

4. 发明申请

US20050037593A1 Process for producing an integrated electronic circuit comprising superposed components and integrated electronic circuit thus obtained 有权
标题翻译：一种集成电子电路的制造方法，包括由此获得的重叠部件和集成电子电路
公开(公告)号：US20050037593A1
公开(公告)日：2005-02-17
申请号：US10850040
申请日：2004-05-20
申请人： Philippe Delpech , Christophe Regnier , Sebastien Cremer , Stephane Monfray
发明人： Philippe Delpech , Christophe Regnier , Sebastien Cremer , Stephane Monfray
IPC分类号： H01L21/02 , H01L21/336 , H01L21/762 , H01L29/786 , H01L21/76
CPC分类号： H01L28/40 , H01L21/76264 , H01L29/66772 , H01L29/78648
摘要： A process for producing an integrated electronic circuit comprises the production of a first electronic component and a second electronic component that are superposed on top of a substrate. A volume of temporary material is formed on the substrate at the position of the second electronic component. The first electronic component is then produced above the volume of temporary material relative to the substrate, and then the second electronic component is produced using at least one shaft for access to the temporary material. The first electronic component may be an active component and the second electronic component may be a passive component.
摘要翻译：一种用于制造集成电子电路的方法包括制造叠置在基板顶部上的第一电子部件和第二电子部件。在第二电子部件的位置处，在基板上形成一定量的临时材料。然后在临时材料的体积上方相对于基板制造第一电子部件，然后使用至少一个轴来制造第二电子部件，用于接近临时材料。第一电子部件可以是有源部件，第二电子部件可以是无源部件。

5. 发明授权

US08173992B2 Transistor or triode structure with tunneling effect and insulating nanochannel 有权
标题翻译：具有隧道效应和绝缘纳米通道的晶体管或三极管结构
公开(公告)号：US08173992B2
公开(公告)日：2012-05-08
申请号：US11672342
申请日：2007-02-07
申请人： Thomas Skotnicki , Stephane Monfray
发明人： Thomas Skotnicki , Stephane Monfray
IPC分类号： H01L29/06
CPC分类号： H01L45/00 , B82Y10/00 , H01L29/7613
摘要： A microelectronic device is provided with at least one transistor or triode with Fowler-Nordheim tunneling current modulation, and supported on a substrate. The triode or the transistor includes at least one first block forming a cathode and at least one second block forming an anode. The first block and the second block are supported on the substrate, and are separated from each other by a channel insulating zone also supported on the substrate. A gate dielectric zone is supported on at least the channel insulating zone, and a gate is supported on the gate dielectric zone.
摘要翻译：微电子器件设置有至少一个具有Fowler-Nordheim隧道电流调制的晶体管或三极管，并被支撑在衬底上。三极管或晶体管包括形成阴极的至少一个第一块和形成阳极的至少一个第二块。第一块和第二块被支撑在基板上，并且通过也支撑在基板上的沟道绝缘区彼此分离。栅介质区域至少被支撑在沟道绝缘区上，并且栅极被支撑在栅介质区上。

6. 发明申请

US20070202644A1 SCHOTTKY-BARRIER MOS TRANSISTOR ON A FULLY-DEPLETED SEMICONDUCTOR FILM AND PROCESS FOR FABRICATING SUCH A TRANSISTOR 审中-公开
标题翻译：全封闭半导体膜上的肖特基栅极MOS晶体管和用于制造这种晶体管的工艺
公开(公告)号：US20070202644A1
公开(公告)日：2007-08-30
申请号：US11672193
申请日：2007-02-07
申请人： Thomas Skotnicki , Stephane Monfray
发明人： Thomas Skotnicki , Stephane Monfray
IPC分类号： H01L21/8234 , H01L21/8238
CPC分类号： H01L29/66636 , H01L21/823418 , H01L29/47 , H01L29/495 , H01L29/66643 , H01L29/7839
摘要： This process for manufacturing a Schottky-barrier MOS transistor on a fully depleted semiconductor film may include depositing a first layer of a first sacrificial material on an active zone of the substrate, forming a silicon layer on top of the first layer of sacrificial material, forming a gate region on top of the silicon layer with interposition of a gate oxide layer, and selective etching of the sacrificial material so as to form a tunnel beneath the gate region. The tunnel is filled with a dielectric second sacrificial material. A controlled lateral etching of the second sacrificial material is performed so as to keep behind a zone of dielectric material beneath the gate region. Silicidation is performed at the location of the source region and drain region and at the location of the etched zone.
摘要翻译：用于在完全耗尽的半导体膜上制造肖特基势垒MOS晶体管的该工艺可以包括在衬底的有源区上沉积第一牺牲材料的第一层，在第一牺牲材料层的顶部上形成硅层，形成在硅层的顶部具有栅极氧化物层的栅极区域，以及选择性蚀刻牺牲材料，以便在栅极区域下方形成隧道。隧道填充有电介质第二牺牲材料。执行第二牺牲材料的受控横向蚀刻，以便保持在栅极区域下方的介电材料区域的后面。在源极区域和漏极区域以及蚀刻区域的位置进行硅化。

7. 发明申请

US20150115769A1 SYSTEM FOR CONVERSING THERMAL ENERGY INTO ELECTRICAL ENERGY 有权
标题翻译：将热能转化为电能的系统
公开(公告)号：US20150115769A1
公开(公告)日：2015-04-30
申请号：US14232092
申请日：2012-07-09
申请人： Guillaume Savelli , Philippe Coronel , Stephane Monfray , Thomas Skotnicki
发明人： Guillaume Savelli , Philippe Coronel , Stephane Monfray , Thomas Skotnicki
IPC分类号： F03G7/06 , H02N2/18
CPC分类号： F03G7/06 , F03G7/065 , H01L41/1136 , H02N2/18 , H02N2/188
摘要： An assembly converting thermal energy into electrical energy including: at least one temperature sensitive bimetallic strip arranged in a space delimited by a hot source and a cold source facing each other, the bimetallic strip extending along a longitudinal axis; at least one suspended element fixed in movement to the sensitive element and extending laterally from the sensitive element and including a free end; and at least one piezoelectric element suspended from a part fixed relative to the sensitive element and vibrated by the suspended element such that it is vibrated when the bimetallic strip changes configuration and the suspended element comes into contact with the piezoelectric element, the piezoelectric element being located outside the space defined between the bimetallic strip and the hot source and outside the space between the bimetallic strip and the cold source.
摘要翻译：一种将热能转换成电能的组件，包括：至少一个温度敏感的双金属条，布置在由热源和相互面对的冷源界定的空间中，双金属条沿着纵轴延伸; 固定在所述敏感元件上并且从所述敏感元件横向延伸并且包括自由端的至少一个悬挂元件; 以及至少一个压电元件，其从相对于所述敏感元件固定的部分悬挂并由所述悬挂元件振动，使得当所述双金属条改变构型并且所述悬挂元件与所述压电元件接触时，所述压电元件被振动，所述压电元件位于在双金属条和热源之间限定的空间之外以及双金属条和冷源之间的空间之外。

8. 发明授权

US07892927B2 Transistor with a channel comprising germanium 有权
标题翻译：具有包含锗的通道的晶体管
公开(公告)号：US07892927B2
公开(公告)日：2011-02-22
申请号：US11725160
申请日：2007-03-16
申请人： Stephane Monfray , Thomas Skotnicki , Didier Dutartre , Alexandre Talbot
发明人： Stephane Monfray , Thomas Skotnicki , Didier Dutartre , Alexandre Talbot
IPC分类号： H01L21/336
CPC分类号： H01L29/78684 , H01L29/66628 , H01L29/66772
摘要： A transistor including a germanium-rich channel. The germanium-rich channel is produced by oxidation of the silicon contained in the silicon-germanium intermediate layer starting from the lower surface of the said intermediate layer. The germanium atoms are therefore caused to migrate towards the upper surface of the silicon-germanium intermediate layer, and are stopped by the gate insulating layer. The migration of the atoms during the oxidation step is thus less prejudicial to the performance of the transistor, since the gate insulator of the transistor has already been produced and is not modified during this step. The migration of the germanium atoms towards the gate insulator, which is immobile, leads to a limitation of the surface defects between the channel and the insulator.
摘要翻译：包括富含锗的通道的晶体管。通过从所述中间层的下表面开始的硅 - 锗中间层中包含的硅的氧化产生富锗的通道。因此锗原子迁移到硅 - 锗中间层的上表面，并被栅极绝缘层阻挡。因此，在氧化步骤期间原子的迁移对晶体管的性能的影响较小，因为晶体管的栅极绝缘体已经被制造并且在该步骤期间不被修改。锗原子向固定的栅极绝缘体的迁移导致通道和绝缘体之间的表面缺陷的限制。

9. 发明申请

US20090152998A1 MICRORESONATOR 有权
标题翻译：微型计算机
公开(公告)号：US20090152998A1
公开(公告)日：2009-06-18
申请号：US12266471
申请日：2008-11-06
申请人： Nicolas Abele , Pascal Ancey , Alexandre Talbot , Karim Segueni , Guillaume Bouche , Thomas Skotnicki , Stephane Monfray , Fabrice Cassett
发明人： Nicolas Abele , Pascal Ancey , Alexandre Talbot , Karim Segueni , Guillaume Bouche , Thomas Skotnicki , Stephane Monfray , Fabrice Cassett
IPC分类号： H01L41/00 , H01L21/20
CPC分类号： H03H9/2405 , H03H3/0072 , H03H2009/02496
摘要： A microresonator comprising a single-crystal silicon resonant element and at least one activation electrode placed close to the resonant element, in which the resonant element is placed in an opening of a semiconductor layer covering a substrate, the activation electrode being formed in the semiconductor layer and being level at the opening.
摘要翻译：一种微谐振器，包括单晶硅谐振元件和靠近谐振元件放置的至少一个激活电极，其中谐振元件放置在覆盖衬底的半导体层的开口中，激活电极形成在半导体层中并在开幕式的水平。

10. 发明申请

US20050199970A1 Electromechanical resonator and method for fabricating such a resonator 有权
标题翻译：机电谐振器及其制造方法
公开(公告)号：US20050199970A1
公开(公告)日：2005-09-15
申请号：US10895616
申请日：2004-07-21
申请人： Stephane Monfray , Pascal Ancey , Thomas Skotnicki , Karim Segueni
发明人： Stephane Monfray , Pascal Ancey , Thomas Skotnicki , Karim Segueni
IPC分类号： B81B3/00 , H03H9/24 , H01L27/14
CPC分类号： H03H9/2405 , H03H2009/02511
摘要： An electromechanical resonator includes a monocrystalline-silicon substrate (S) provided with an active zone (ZA) delimited by an insulating region, a vibrating beam (10) anchored by at least one of its free ends on the insulating region and including a monocrystalline-silicon vibrating central part (12), and a control electrode (E) arranged above the beam and bearing on the active zone. The central part (12) of the beam is separated from the active zone (ZA) and from the control electrode (E).
摘要翻译：机电谐振器包括设置有由绝缘区限定的有源区（ZA）的单晶硅衬底（S），由绝缘区上的至少一个自由端锚定的振动束（10），并且包括单晶硅衬底硅振动中心部分（12）和布置在梁的上方并且承载在活动区上的控制电极（E）。光束的中心部分（12）与有源区（ZA）和控制电极（E）分离。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式