会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Memory having ferroelectric capacitors polarized in nonvolatile mode
    • 具有以非易失性模式极化的铁电电容器的存储器
    • US5297077A
    • 1994-03-22
    • US676546
    • 1991-03-28
    • Motomasa ImaiHiroshi ToyodaKazuhide AbeKoji YamakawaHisakazu IizukaMitsuo HarataKoji Sakui
    • Motomasa ImaiHiroshi ToyodaKazuhide AbeKoji YamakawaHisakazu IizukaMitsuo HarataKoji Sakui
    • G11C11/22G11C14/00
    • G11C14/00G11C11/22
    • A semiconductor memory device comprises a ferroelectric capacitor, a voltage output circuit for outputting a first voltage for reversely polarizing the ferroelectric capacitor and a second voltage by which the polarization of the ferroelectric capacitor is not reversed, regardless of data stored in the ferroelectric capacitor, a first reference capacitor having a such a capacitance as to accumulate less charge than charge which the ferroelectric capacitor accumulates, when the second voltage is applied to the ferroelectric capacitor, a second reference capacitor having such a capacitance that as to accumulate greater charge than the charge which the ferroelectric capacitor accumulates while the ferroelectric capacitor is forwardly polarized, when the first voltage is applied to the ferroelectric capacitor, thus reversely polarizing the ferroelectric capacitor, a sense amplifier connected to the ferroelectric capacitor and the first or second reference capacitor, a reference-capacitor selecting circuit for connecting the first reference capacitor to the sense amplifier when the voltage output circuit outputs the second voltage, and connecting the second reference capacitor to the sense amplifier while the voltage output circuit outputs the first voltage, and a circuit for determining data from the presence or absence of an electric charge in the ferroelectric capacitors while the memory is set in volatile mode, and for determining data from the direction in which the ferroelectric capacitor is polarized, while the memory is set in nonvolatile mode.
    • 半导体存储器件包括铁电电容器,用于输出用于使强电介质电容器反向极化的第一电压的电压输出电路和强电介质电容器的极化不反转的第二电压,而与铁电电容器中存储的数据无关 第一参考电容器具有这样的电容,即当第二电压被施加到铁电电容器时,积累比铁电电容器累积的电荷少的电荷,第二参考电容器具有这样的电容,以便积累比电荷更大的电荷 当铁电电容器向前偏振时,铁电电容器累积,当第一电压施加到铁电电容器时,从而使铁电电容器反向极化,连接到铁电电容器和第一或第二参考电容器的读出放大器,参考电容器 s 选择电路,用于当电压输出电路输出第二电压时将第一参考电容器连接到读出放大器,并且在电压输出电路输出第一电压时将第二参考电容器连接到读出放大器;以及电路,用于从 当存储器被设置为易失性模式时,铁电电容器中存在或不存在电荷,并且用于从存储器设置为非易失性模式时从铁电电容器被极化的方向确定数据。
    • 4. 发明授权
    • Semiconductor memory device using ferroelectric capacitor and having
only one sense amplifier selected
    • 使用铁电电容器并且仅选择一个读出放大器的半导体存储器件
    • US5400275A
    • 1995-03-21
    • US712092
    • 1991-06-07
    • Kazuhide AbeHiroshi ToyodaKoji YamakawaMotomasa ImaiKoji Sakui
    • Kazuhide AbeHiroshi ToyodaKoji YamakawaMotomasa ImaiKoji Sakui
    • G11C11/22H01L27/115G11C7/00
    • H01L27/11502G11C11/22
    • A semiconductor memory device comprises a plurality of memory cells arranged in the form of a matrix to constitute rows-and columns, a plurality of first driving lines, connected to the memory cells, for transmitting a first driving signal to the memory cells, one of the plurality of first driving lines being selected by a row address, a plurality of second driving lines, connected to the memory cells, for transmitting a second driving signal to the memory cells, one of the plurality of second driving lines being selected by a column address, a plurality of read/write lines, connected to the memory cells, for performing read/write operations with respect to the memory cells, and a plurality of sense amplifiers connected to the read/ write lines, wherein one of the plurality of sense amplifiers is selected by the column address, and the memory cells in the same column are connected to the same sense amplifier through the read/write lines.
    • 一种半导体存储器件包括以矩阵形式布置以构成行和列的多个存储器单元,连接到存储器单元的多条第一驱动线,用于将第一驱动信号发送到存储器单元,其中之一 所述多个第一驱动线由行地址选择,多个第二驱动线连接到所述存储单元,用于将第二驱动信号发送到所述存储单元,所述多个第二驱动线中的一个由列选择 连接到存储器单元的多个读/写线,用于对存储单元执行读/写操作,以及连接到读/写线的多个读出放大器,其中多个感测中的一个 放大器由列地址选择,同一列中的存储单元通过读/写线连接到相同的读出放大器。