会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明授权
    • Process for high thermal stable contact formation in manufacturing sub-quarter-micron CMOS devices
    • 制造亚微米级CMOS器件的高热稳定接触形成工艺
    • US06559050B1
    • 2003-05-06
    • US09691907
    • 2000-10-19
    • William R. McKeeJiong-Ping LuMing-Jang HwangDirk N. AndersonWei Lee
    • William R. McKeeJiong-Ping LuMing-Jang HwangDirk N. AndersonWei Lee
    • H01L2144
    • H01L21/76843H01L21/76855H01L21/76856H01L21/76867
    • A conducting plug/contact structure for use with integrated circuit includes a tungsten conducting plug formed in the via with a tungsten-silicon-nitride (WSiYNZ) region providing the interface between the tungsten conducting plug and the substrate (silicon) layer. The interface region is formed providing a nitrided surface layer over the exposed dielectric surfaces and the exposed substrate surface (i.e., exposed by a via in the dielectric layer) prior to the formation of tungsten/tungsten nitride layer filling the via. The structure is annealed forming a tungsten conducting plug with a tungsten-silicon-nitride interface between the conducting plug and the substrate. According to another embodiment, a tungsten nitride surface layer is formed over the nitrided surface layer prior to the formation of a tungsten layer to fill the via. According to another embodiment, a silicon surface layer is applied to the exposed surface of the dielectric layer and to the exposed surface of the substrate prior to formation of the nitrided surface layer. A layer of tungsten, tungsten/tungsten nitride, or tungsten nitride is formed to fill the via. After annealing, a tungsten conducting plug is formed with a tungsten-silicon-nitride interface region with the substrate.
    • 与集成电路一起使用的导电插头/接触结构包括形成在通孔中的钨导电插塞,其中钨硅氮化物(WSiYNZ)区域提供钨导电插塞和衬底(硅)层之间的界面。 在形成填充通孔的钨/氮化钨层之前,形成界面区域,在暴露的电介质表面和暴露的衬底表面上(即,通过电介质层中的通孔暴露)提供氮化表面层。 该结构退火形成导电插塞和基板之间的钨 - 氮化硅界面的钨导电塞。 根据另一个实施例,在形成钨层以填充通孔之前,氮化表面层上形成氮化钨表面层。 根据另一实施例,在形成氮化表面层之前,将硅表面层施加到介电层的暴露表面和衬底的暴露表面。 形成一层钨,钨/氮化钨或氮化钨以填充通孔。 在退火之后,形成具有与基板的钨 - 氮化硅界面区域的钨导电塞。