会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • Solid-state image pickup element
    • 固态图像拾取元件
    • JPS6170877A
    • 1986-04-11
    • JP19298384
    • 1984-09-14
    • Mitsubishi Electric Corp
    • TSUBOUCHI NATSUOIWADE SHUHEI
    • H01L27/14H01L27/146H04N5/335H04N5/357H04N5/374
    • PURPOSE: To improve effectively the S/N of a solid-state image pickup element by employing a light detection diode, MOS transistor and bipolar transistor as a comprising factor and reading a change in the capacity of the light detection diode as a signal current.
      CONSTITUTION: A photodetector 11 is made of silicon p-n joint, and a positive bias voltage is dropped by the light irradiation. The voltage drop is approximately in proportion to the light incident intensity. The voltage is impressed to a vertical scan input terminal 41 and a horizontal scan input terminal 51 to read out an image. A positive voltage for turning on a horizontal MOS transistor 21 and that for turning on a pnp transistor 31 are impressed to a vertical scan input terminal 41 and a horizontal scan input terminal 51, respectively. The condition where the photodetector 11 is discharging due to the light irradiation means a zero voltage, and a charged current flows from the horizontal scan input terminal 51. Said current is amplified by the pnp transistor 31, and outputted to a signal output terminal 71. Plural these basic cells are combined to constitute a two-dimensional solid-state image pickup element.
      COPYRIGHT: (C)1986,JPO&Japio
    • 目的:通过采用光检测二极管,MOS晶体管和双极晶体管作为包含因素并读取光检测二极管的电容变化作为信号电流,有效地提高固态摄像元件的S / N。 构成:光检测器11由硅p-n接头制成,并且通过光照射下降正偏压。 电压降大致与光入射强度成比例。 电压被施加到垂直扫描输入端子41和水平扫描输入端子51以读出图像。 用于接通水平MOS晶体管21的正电压和用于导通pnp晶体管31的正电压分别施加到垂直扫描输入端4​​1和水平扫描输入端51。 光检测器11由于光照射而放电的状态为零电压,并且从水平扫描输入端51流过充电电流。所述电流由pnp晶体管31放大,并输出到信号输出端71。 多个这些基本单元被组合以构成二维固态图像拾取元件。
    • 2. 发明专利
    • PHOTO DETECTOR
    • JPS6045056A
    • 1985-03-11
    • JP15353683
    • 1983-08-22
    • MITSUBISHI ELECTRIC CORP
    • TSUBOUCHI NATSUOYUYA NAOKI
    • H01L27/146H01L27/144
    • PURPOSE:To enable to generate high photocurrent with faint light and a small photo receiving area by optical exposure of part of the first impurity region. CONSTITUTION:The light L of the invisible region generates holes and electrons in silicon. The electrons generated in a photo irradiated region 16 by irradiation of the optically exposed region 16 of the first impurity region 12 with the light L are collected to the plus charged second impurity region 13, and the holes flow to a semiconductor substrate 11. The holes flowing into this substrate 11 are amplified, and the inflow of electrons generates from the substrate 11 to the impurity region 12 and is further collected to the impurity region 13. The charges of the region 13 are rapidly discharged, and the discharged charges are charged from the third impurity region 14 by application of readout pulses on a gate electrode 15 at the time of readout of this photo charge. Then, this charged charge is observed as the photo signal.
    • 4. 发明专利
    • COMPLEMENTARY MOS IC
    • JPS5825258A
    • 1983-02-15
    • JP12490381
    • 1981-08-07
    • MITSUBISHI ELECTRIC CORP
    • TSUBOUCHI NATSUONAGAO SHIGEO
    • H01L21/8238H01L27/092H01L29/78
    • PURPOSE:To prevent spiking of wiring metal into a semiconductor substrate by enlarging the joining depth of the part of junction of one diffused layer with the metal without increasing the number of masks in CMOSIC having a minute structure with multi-layer metal wirings. CONSTITUTION:P- and n-channel MOSFETs are made in a P type Si substrate 1. Next, a window is opened selectively in shallow n layers 3 of the source and drain of the n-channel MOS, and a deep junction having the depth of about 1mum is made locally by the injection of phosphorus and heat treatment. Then, gate electrodes 6 are provided on a gate insulation film, insulation coating is applied thereto, and the first wiring layers 7 of Al or AlSi are provided thereon and covered with Si3N48. Connection holes are made in the film 8 by CF4 plasma, windows are opened in SiO2 5 by C2F8 plasma, and the second metal wirings 9 are given to a p layers 4. According to this constitution, the p layers 4 wherein B is diffused have deeper junctions than the n layers even in the case of minute CMOS. In addition, Al, wiring material, is a p type impurity, and therefore, the problem of spiking is not so serious as in an n type impurity.
    • 6. 发明专利
    • Schottky photodetector
    • 肖特光电
    • JPS57125824A
    • 1982-08-05
    • JP1333181
    • 1981-01-29
    • Mitsubishi Electric Corp
    • DENDA MASAHIKOKIMATA MASAAKIHIRATA KATSUHIROTSUBOUCHI NATSUOUEMATSU SHIGEYUKI
    • G01J1/02H01L31/108
    • H01L31/108
    • PURPOSE:To improve the detection sensitivity, by providing a metal-side lead so that this lead is connected to a metal-side electrode of the Schottky junction due to the junction between a metal or a metallic silicide and silicon only in the peripheral part of the Schottky junction. CONSTITUTION:A metal or a metallic silicide is vapor-deposited on a silicon substrate 1 to form a metal-side electrode 2 of the Schottky junction. A metal-side lead 7 consisting of an aluminum layer is formed so that this lead 7 is connected to the metal-side electrode 2 only in the peripheral part of this electrode 2, and an insulating layer 8 consisting of a silicon nitride film is provided on the electrode 2. When infrared-rays are irradiated from under the silicon substrate 1, they permeate the substrate 1 and reach the Schottky junction. Though positive holes which are formed in the metal-side electrode 2 and are diffused to reach the junction traverse the barrier and are injected to the silicon substrate 1, the diffusion length is shortened because the metal-side lead 7 is connected to the metal-side electrode 2 of the Schottky junction only in the peripherl part of the Schottky junction, and thus, the loss due to recombination is reduced, and a photocurrent is flowed efficiently, and the detection sensitivity is improved.
    • 目的:为了提高检测灵敏度,通过提供金属侧引线,使得该引线由于金属或金属硅化物与硅之间的接合而连接到肖特基结的金属侧电极,仅在外围部分 肖特基结。 构成:将金属或金属硅化物气相沉积在硅衬底1上以形成肖特基结的金属侧电极2。 形成由铝层构成的金属侧引线7,使得该引线7仅在该电极2的周边部分与金属侧电极2连接,由氮化硅膜构成的绝缘层8 在从硅衬底1下面照射红外线时,它们渗透衬底1并到达肖特基结。 虽然在金属侧电极2中形成并​​扩散到达结的空穴穿过势垒并被注入到硅衬底1中,但是由于金属侧引线7连接到金属侧电极2,所以扩散长度被缩短, 肖特基结的侧面电极2仅在肖特基结的外围部分,因此,由于复合导致的损耗降低,并且光电流被有效地流动,并且提高了检测灵敏度。
    • 7. 发明专利
    • Semiconductor device
    • 半导体器件
    • JPS5732651A
    • 1982-02-22
    • JP10854680
    • 1980-08-04
    • Mitsubishi Electric Corp
    • KINOSHITA SHIGEJIDENDA MASAHIKOOOHAYASHI YOSHIKAZUTSUBOUCHI NATSUOSATOU SHINICHI
    • H01L29/78H01L21/76H01L21/761H01L21/8234H01L27/06
    • H01L21/761
    • PURPOSE:To form the semiconductor device having high reliability, which causes no malfunction due to a small number of carriers, by forming a semiconductor layer with the low concentration of impurities on a semiconductor substrate with the high concentration of impurities and shaping a region with the high concentration of impurities reaching the substrate. CONSTITUTION:The P type Si epitaxial layer 2 with approximately 10OMEGAcm is grown on the P type Si substrate 1 with approximately 0.05OMEGAcm resistivity by 5mum, the regions 3 with the high concentration of impurities reaching the substrate are formed selectively through ion injection or oxidation diffusion and the separated insular regions are shaped, and a circuit element is molded to the region. Accordingly, malfunction due to a small number of carriers generated in the substrate through alpha-rays or impact ionization can be prevented because the diffusion in the lateral direction of a small number of carriers is suppressed by the region with the high concentration of impurities.
    • 目的:为了形成具有高可靠性的半导体器件,通过在半导体衬底上形成杂质浓度低的半导体层,通过在半导体衬底上形成杂质浓度低的半导体层,由于少量的载流子而不产生故障, 高浓度杂质到达底物。 构成:具有约10OMEGAcm的P型Si外延层2在P型Si衬底1上以约0.05MΩ·cm的电阻率生长5μm,通过离子注入或氧化扩散选择性地形成具有高浓度杂质的区域3 并且分离的岛状区域成形,并且电路元件被模制到该区域。 因此,可以防止由于通过α射线或冲击电离在基板中产生的少量载流子导致的故障,因为通过具有高浓度杂质的区域抑制少量载流子在横向上的扩散。
    • 9. 发明专利
    • SEMICONDUCTOR DEVICE
    • JPS56158467A
    • 1981-12-07
    • JP6431080
    • 1980-05-12
    • MITSUBISHI ELECTRIC CORP
    • TSUBOUCHI NATSUOABE HARUHIKOHARADA HIROJI
    • H01L27/00H01L21/60H01L21/822H01L23/556H01L27/04H01L27/10
    • PURPOSE:To prevent the generation of a soft error caused by alpha rays by a method wherein the first element having a contact region inside a bonding pad and the second element having a contact region on the circumferential section are faced each other and their contact regions are connected and coupled. CONSTITUTION:A contact region 4 consisting of copper plating is provided on the inside of the bonding pad 2 on the first element 1. After a contact region 7 has been provided on the circumferential section of the second element 6, a connecting material 8 consisting of a solder ball is formed on the contact region 7. Then, the first and the second elements are faced each other, are arranged in such manner that the contact region 4 and the connecting material 8 are coincided, a heat treatment is performed and then a welding and a coupling works are performed. After the composite element has been fusion welded on a supporting base 5, the element is connected to a package using a wire 3. Through these procedures, the circuit on the elements can be shielded using the substrate sections of both elements and the generation of the soft error caused by the alpha rays of an MOS dynamic memory can be prevented.