会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 7. 发明授权
    • Fault handling with loaded functions
    • 带加载功能的故障处理
    • US5812759A
    • 1998-09-22
    • US744911
    • 1996-11-08
    • Jeffery W. Brooks
    • Jeffery W. Brooks
    • G06F11/07G06F11/00G06F11/30
    • G06F11/0775
    • A method of handling a fault which occurs during execution of an executable program comprises the steps of designating a first sequence of instructions of the executable program as visible and designating a second sequence of instructions of the executable program as invisible. According to this scheme, for the first visible sequence of instructions, faults are reported in a manner which designates an instruction at which the fault occurred. For the second invisible sequence of instructions, faults are reported in a manner which designates the invisible sequence of instructions as a whole. The invention permits fault handling for instructions added by a user to be performed in the same way as fault handling for built-in functions, and is usable with compiled machines.
    • 处理执行可执行程序期间发生的故障的方法包括以下步骤:将可执行程序的第一指令序列指定为可见,并将可执行程序的第二指令序列指定为不可见。 根据该方案,对于第一可见指令序列,以指定故障发生的指令的方式报告故障。 对于第二个不可见的指令序列,以指定整个指令的不可见序列的方式报告故障。 本发明允许以与内置功能的故障处理相同的方式执行用户添加的指令的故障处理,并且可与编译的机器一起使用。
    • 10. 发明授权
    • Programmable controller with ladder diagram macro instructions
    • 可编程控制器,带梯形图宏指令
    • US5295059A
    • 1994-03-15
    • US942254
    • 1992-09-09
    • Jeffery W. BrooksMichael D. YokeJohn J. Kolat, Jr.
    • Jeffery W. BrooksMichael D. YokeJohn J. Kolat, Jr.
    • G05B19/05G06F15/46G05B19/00
    • G05B19/05G05B2219/13017G05B2219/15127
    • A machine is operated by a programmable controller that executes a ladder logic control program. A custom ladder logic processor is provided for high speed execution of the more common ladder logic instructions and a microprocessor interprets the remaining ladder logic instructions. A first section of memory contains a ladder logic control program in which some of the instructions are macro instructions executable by the ladder logic processor. Each macro instruction specifies an operation code, a first memory file containing data to be processed by the macro instruction, a second memory file containing control data governing the processing, and a storage location for results produced by execution of the macro instruction. Another memory section stores a library file containing a ladder logic software routine for each macro instruction, and stores a directory which identifies a starting location of the macro instruction routine for each operation code. When a macro instruction is encountered in the control program, the corresponding ladder logic software routine is executed. During the execution of the routine data is obtained from the first memory file and the results are placed in the storage location. At the completion of the ladder logic software routine, execution of the control program resumes.
    • 机器由执行梯形图逻辑控制程序的可编程控制器操作。 提供了一种定制的梯形逻辑处理器,用于高速执行更常见的梯形图逻辑指令,并且微处理器解释剩余的梯形图逻辑指令。 存储器的第一部分包含梯形逻辑控制程序,其中一些指令是可由梯形逻辑处理器执行的宏指令。 每个宏指令指定操作代码,包含要由宏指令处理的数据的第一存储器文件,包含控制该处理的控制数据的第二存储器文件以及由执行宏指令产生的结果的存储位置。 另一个存储器部分存储包含用于每个宏指令的梯形逻辑软件程序的库文件,并存储标识每个操作代码的宏指令例程的起始位置的目录。 当在控制程序中遇到宏指令时,执行相应的梯形图逻辑软件程序。 在执行例程数据期间,从第一个存储器文件获得并将结果放在存储位置。 在梯形逻辑软件程序完成后,控制程序的执行恢复。