专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09965342B2 Synchronization in data processing layers 有权
公开(公告)号：US09965342B2
公开(公告)日：2018-05-08
申请号：US12659668
申请日：2010-03-16
申请人： John Michael Horley , Nebojsa Makljenovic , Katherine Elizabeth Kneebone , Michael John Williams , Ian William Spray
发明人： John Michael Horley , Nebojsa Makljenovic , Katherine Elizabeth Kneebone , Michael John Williams , Ian William Spray
IPC分类号： G06F9/00 , G06F9/54 , G06F13/42 , G06F11/36
CPC分类号： G06F9/545 , G06F11/3632 , G06F11/3636 , G06F11/3656
摘要： A data processing apparatus is provided having a hierarchy of layers comprising at least two data processing layers, each data processing layer configured to receive data and to generate processed data for passing to a next lower layer in said hierarchy, according to a protocol specific to that data processing layer. Each data processing layer is configured intermittently to add synchronization information to its processed data, the synchronization information providing semantic information required to interpret the processed data. Each data processing layer is further configured to output its synchronization information in response to a synchronization request signal received from a lower layer in said hierarchy, and at least one data processing layer is configured, when outputting its synchronization information, to issue its synchronization request signal to a higher layer in the hierarchy.

2. 发明申请

US20110231691A1 Synchronization in data processing layers 有权
标题翻译：数据处理层同步
公开(公告)号：US20110231691A1
公开(公告)日：2011-09-22
申请号：US12659668
申请日：2010-03-16
申请人： John Michael Horley , Nebojsa Makljenovic , Katherine Elizabeth Kneebone , Michael John Williams , Ian William Spray
发明人： John Michael Horley , Nebojsa Makljenovic , Katherine Elizabeth Kneebone , Michael John Williams , Ian William Spray
IPC分类号： G06F9/00
CPC分类号： G06F9/545 , G06F11/3632 , G06F11/3636 , G06F11/3656
摘要： A data processing apparatus is provided having a hierarchy of layers comprising at least two data processing layers, each data processing layer configured to receive data and to generate processed data for passing to a next lower layer in said hierarchy, according to a protocol specific to that data processing layer. Each data processing layer is configured intermittently to add synchronization information to its processed data, the synchronization information providing semantic information required to interpret the processed data. Each data processing layer is further configured to output its synchronization information in response to a synchronization request signal received from a lower layer in said hierarchy, and at least one data processing layer is configured, when outputting its synchronization information, to issue its synchronization request signal to a higher layer in the hierarchy.
摘要翻译：提供一种数据处理装置，其具有包括至少两个数据处理层的层的层级，每个数据处理层被配置为接收数据并且生成经处理的数据，以根据该特定于该层级的协议生成用于传递到所述层级中的下一个较低层数据处理层。每个数据处理层被间歇地配置以将同步信息添加到其处理的数据，同步信息提供解释处理的数据所需的语义信息。每个数据处理层还被配置为响应于从所述层级中的较低层接收到的同步请求信号而输出其同步信息，并且当输出其同步信息时，配置至少一个数据处理层以发出其同步请求信号到层次结构中的较高层。

3. 发明申请

US20120254882A1 Controlling priority levels of pending threads awaiting processing 有权
标题翻译：控制待处理线程的优先级等待处理
公开(公告)号：US20120254882A1
公开(公告)日：2012-10-04
申请号：US13064598
申请日：2011-04-01
申请人： Nebojsa Makljenovic , Edvard Fielding , Andreas Due Engh-Halstvedt
发明人： Nebojsa Makljenovic , Edvard Fielding , Andreas Due Engh-Halstvedt
IPC分类号： G06F9/46
CPC分类号： G06F9/54 , G06F9/3851 , G06F9/3859 , G06F9/5011 , G06F2209/5021 , G06F2209/507
摘要： A data processing apparatus comprises processing circuitry arranged to process processing threads using resources accessible to the processing circuitry. A pipeline is provided for handling at least two pending threads awaiting processing by the processing circuitry. The pipeline includes at least one resource-requesting pipeline stage for requesting access to resources for the pending threads. A priority controller controls priority levels of the pending threads. The priority levels define a priority with which pending threads are granted access to resources. When a pending thread reaches a final pipeline stage, if the request resources are not yet available then the priority level of that thread is raised selectively and the thread is returned to a first pipeline stage of the pipeline. If the requested resources are available then the thread is forwarded from the pipeline.
摘要翻译：数据处理装置包括处理电路，其布置成使用处理电路可访问的资源来处理处理线程。提供管线用于处理待处理电路等待处理的至少两个待处理线程。流水线包括至少一个资源请求流水线级，用于请求访问待处理线程的资源。优先级控制器控制待处理线程的优先级。优先级定义优先级，通过该优先级等待线程授予对资源的访问权限。当待处理线程达到最终流水线阶段时，如果请求资源不可用，则该线程的优先级级别被有选择地提升，并且该线程返回到流水线的第一流水线级。如果所请求的资源可用，则线程将从管道转发。

4. 发明授权

US08966494B2 Apparatus and method for processing threads requiring resources 有权
标题翻译：用于处理需要资源的线程的装置和方法
公开(公告)号：US08966494B2
公开(公告)日：2015-02-24
申请号：US13421886
申请日：2012-03-16
申请人： Nebojsa Makljenovic , Benjamin Charles James
发明人： Nebojsa Makljenovic , Benjamin Charles James
IPC分类号： G06F9/46 , G06F9/52 , G06F12/00
CPC分类号： G06F9/526
摘要： A data processing apparatus has processing circuitry for processing threads using resources accessible to the processing circuitry. Thread handling circuitry handles pending threads which are waiting for resources required for processing. When a request is made for a resource which is not available, a lock is set to ensure that once the resource becomes available, the resource remains available until the lock is removed. This prevents other threads reallocating the resource. When a subsequent pending thread requests access to the same locked unavailable resource, the lock is transferred to that subsequent thread so that the latest thread accessing that resource is considered the lock owning thread. The lock is removed once the lock owning thread is ready for processing.
摘要翻译：数据处理装置具有用于使用处理电路可访问的资源来处理线程的处理电路。线程处理电路处理正在等待处理所需资源的等待线程。当对不可用的资源进行请求时，将设置一个锁，以确保一旦资源变得可用，资源将保持可用，直到锁被移除。这可以防止其他线程重新分配资源。当后续挂起的线程请求访问相同的锁定不可用资源时，锁将被传送到该后续线程，以便访问该资源的最新线程被认为是锁拥有线程。一旦锁拥有线程准备好进行处理，锁将被删除。

5. 发明授权

US08589934B2 Controlling priority levels of pending threads awaiting processing 有权
标题翻译：控制待处理线程的优先级等待处理
公开(公告)号：US08589934B2
公开(公告)日：2013-11-19
申请号：US13064598
申请日：2011-04-01
申请人： Nebojsa Makljenovic , Edvard Fielding , Andreas Engh-Halstvedt
发明人： Nebojsa Makljenovic , Edvard Fielding , Andreas Engh-Halstvedt
IPC分类号： G06F9/46
CPC分类号： G06F9/54 , G06F9/3851 , G06F9/3859 , G06F9/5011 , G06F2209/5021 , G06F2209/507
摘要： A data processing apparatus comprises processing circuitry arranged to process processing threads using resources accessible to the processing circuitry. A pipeline is provided for handling at least two pending threads awaiting processing by the processing circuitry. The pipeline includes at least one resource-requesting pipeline stage for requesting access to resources for the pending threads. A priority controller controls priority levels of the pending threads. The priority levels define a priority with which pending threads are granted access to resources. When a pending thread reaches a final pipeline stage, if the request resources are not yet available then the priority level of that thread is raised selectively and the thread is returned to a first pipeline stage of the pipeline. If the requested resources are available then the thread is forwarded from the pipeline.
摘要翻译：数据处理装置包括处理电路，其布置成使用处理电路可访问的资源来处理处理线程。提供管线用于处理待处理电路等待处理的至少两个待处理线程。流水线包括至少一个资源请求流水线级，用于请求访问待处理线程的资源。优先级控制器控制待处理线程的优先级。优先权级别定义优先级，通过该优先级等待线程授予对资源的访问权限。当待处理线程达到最终流水线阶段时，如果请求资源不可用，则该线程的优先级级别被有选择地提升，并且该线程返回到流水线的第一流水线级。如果所请求的资源可用，则线程将从管道转发。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式