专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

标题翻译：数字电脑

公开(公告)号：US3517391A

公开(公告)日：1970-06-23

申请号：US38816053

申请日：1953-10-26

申请人： IBM

发明人： LENTZ JOHN J

IPC分类号： G06F7/02 , G06F7/498 , G06F7/52 , G06F7/544 , G06F15/02 , H03K25/00 , G06F3/00 , G06F7/24

CPC分类号： G06F7/4985 , G06F7/026 , G06F7/544 , G06F15/02 , H03K25/00

摘要： 767,236. Digital electric calculating apparatus. INTERNATIONAL BUSINESS MACHINES CORPORATION. Oct. 22,1954 [Oct. 26, 1953], No. 30457/54. Class 106 (1). A digital electrical computer comprises a moving carrier adapted to store digital information supplied in the form of pulses differentially spaced in time and having a reading head connected to an assoicated recording head by two circulation paths for information flow between said heads, the first of said paths comprising delay means and the second of said paths comprising counting circuit means, comparing means adapted to compare digital information flowing respectively in said first and second circulating paths, and control means associated with said first and second circulating paths for controlling the flow of information therethrough. The invention is described as applied to a keyboard controlled computer having storage capacity for four decimal numbers A, B, C and D, the numbers A and B each having 15 digits plus a sign digit and the numbers C and D each having 30 digits plus a sign digit, for performing the one calculation A/B Î C + D, which it does in the following steps (1) during the first major cycle the number in the A register is replaced by A-B, and the number in the D register is replaced by C + D; this is repeated for following major cycles until A is less than B. (2) In the major cycle immediately after the cycle in which a number less than B is placed in the A register, the number in the A register is multiplied by 10, by a shift, and the number in the C register is divided by 10, also by a shift. (3) Steps (1) and (2) are then repeated until 15 shifts have been made the number then in the D register being the first 15 digits of the result. (30 digits can be obtained by continuing the process for 30 shifts.) Representation of numbers and storage registers. The four registers are constituted by a single track on a magnetic drum, Fig. 1, the digits of the C and D registers and the B and A registers being interlaced as shown in the order CO, DO, C1, D1 ... C29, D29, C30, D30, B0, A0 ... B15, A15 syn, syn, the digits labelled " syn " being for synchronizing purposes. Two digits are said to occupy a " box " which is also taken as the unit of time for the computer, a time of one box being the time taken for one box to pass the reading head 27. The speed of the computer is therefore primarily determined by the drum speed and all operations are controlled by pulses generated under the control of a master or base oscillator synchronized to the speed of the drum. Within each half-box (equals one digit) a decimal number is represented by one differentially positioned pulse in one of ten " cells " 0 to 9, as shown for digit D2, the remaining two cells T and P being used for synchronizing purposes. The highest order digit of each number represents the sign of the number, positive numbers being represented in their true form with a sign digit of 0 and negative numbers being represented as their tens complement, which is defined as their nines complement with the addition of unity, with a sign digit of 9. Basic layout and operation of the machine. Data on the drum is continually being read, by a reading head 27, Fig. 2, processed and rerecorded by a writing head 26 one box later, the writing head being positioned 47 boxes before the reading head so that any particular box is always read at the same time in a cycle of 48 boxes (A and B registers 16 boxes, C and D registers 31 boxes, synchronization one box). The path taken by information when the computer is idling (that is when no calculations are taking place) is shown symbolically in Fig. 2 in which the illustrated switches are actually diode gating circuits, and is from drum 25 to a switching unit 50, which separates the two digits of one box, and then either via two half-box delays 29, 30 and back to the drum or via an add/subtract arithmetic unit 34 and a half-box delay 31 and back to the drum, the arithmetic unit being set at " add ". The entry of all numbers which may be positive or negative, is done via a switch 46 and the arithmetic unit 34. The numbers in the B and A, or C and D registers can be interchanged by closing switches 41, 42 and 43. The A number then flows via delay 30 back to the drum, experiencing only one half-box delay and the B number flows via delay 29, arithmetic unit 34, and delay 31 and back to the drum experiencing one and a half boxes delay and thus the A and B numbers are interchanged. A In step (1) of the calculation - x C + D, the B number C is fed from delay 29 via delay 30 and back to the drum and also via switch 45 to the second input of the arithmetic unit where it is added to D and the sum passes via delay 31 to the drum; the B number follows the same path but the arithmetic unit is set for subtraction so that the difference of A and B is fed to the drum. As the difference A-B is being fed to the drum it is compared with the number B by a comparer 35 and depending upon whether or not B is less than A-B the comparer either causes the same operation to be repeated or a shift to be performed respectively. The arithmetic unit. The basic unit of the arithmetic unit is a capacitor decimal counter 91, Fig. 8. Each input pulse to be counted, applied at terminal 92 via an " or " gate 108, causes pentode 141 to conduct, partially discharging a condenser 142. After 10 input pulses the voltage on condenser 142 will have dropped to such a value that the right-hand side of a double triode 148 will conduct creating a negative pulse which changes over a bi-stable trigger circuit 156, which in turn gives a positive output pulse at terminal 93 via a cathode follower 157. The changing over of trigger circuit 156, which is immediately reset by a pulse from a gate 162, also applies a negative pulse to a triode 159, which recharges the capacitor 142 via the right-hand diode 161, the voltage across the capacitor 142 being limited to 100 v. by a cathode follower 163 and the left-hand diode 161. Thus the counter automatically resets itself. The inputs applied to a gate 108 via leads 124 and 107 are gated bursts of two interlaced types of clock pulses representative of the numbers to be added. These bursts are applied during a " read in " cycle lasting half a box and if during this read in cycle an output is produced at terminal 93, indicating that the sum of the two digits being added exceeds 10, a carry storage trigger 131 is set by a pulse from " and " gate 242. During the next half-box, the " read-out " cycle, further pulses are applied via lead 107 to the counter until an output results, the timing of which will represent the digit previously stored in the counter. At the beginning of the next read in cycle, if trigger 131 is storing a carry it would cause a single pulse to be passed to the counter via a gate 133, and will then be reset. After this single pulse (if present) bursts of pulses to be added will be applied as before. As previously stated negative numbers are represented as their tens complements and are handled as positive numbers. For subtraction, the gates applying the bursts of pulses to be counted are caused to supply complements on nines and a fugitive one is added by the carry circuit. The comparer unit. Since individual digits are represented by differentially timed pulses, as shown in Fig. 1, two digits can be compared for equality by observing which of the pulses representing them occurs last. This is done by triodes 180, 181 and diodes 184, 185, Fig. 9, the digit representing pulses being applied at terminals 175, 176. Initially the cathodes of diodes 184, 185 are at - 50 v. (this state being produced by a triode 92 which is made momentarily conductive). The arrival of the first pulse, say on terminal 175, renders triode 180 conductive, raising the cathode of diode 184 to 0 volts and charging the condenser 188, the cathode of diode 185 rising in potential momentarily while the pulse is present but immediately falling back to - 50 v. at the end of the pulse. On the arrival of the pulse at terminal 176, representing the second smaller digit, the upper plate of condenser 188 is at ground potential and so a positive pulse is transmitted, via condenser 188, to trigger circuit 203 which is normally conductive on its right-hand side. Had the pulse on terminal 176 arrived first, then the pulse on terminal 175 would have resulted in a positive pulse being applied to the right-hand side of trigger circuit 203 via a cathode follower 208. The comparison of multi-digit numbers proceeds digit by digit in this way, the circuit 180, 181, 184, 185 being reset after each digit by tube 192, and the final state of trigger circuit 203 indicating which is the larger number.

IPRDB

热门服务

关于我们

友情链接

联系方式