会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Cobalt silicide metallization for semiconductor integrated circuits
    • 半导体集成电路用硅化钴金属化
    • US4378628A
    • 1983-04-05
    • US296914
    • 1981-08-27
    • Hyman J. LevinsteinShyam P. MurarkaAshok K. Sinha
    • Hyman J. LevinsteinShyam P. MurarkaAshok K. Sinha
    • H01L29/78H01L21/28H01L21/285H01L21/336
    • H01L29/66575H01L21/28097H01L21/28518
    • In order to form MOSFET structures, a cobalt layer (16) is deposited and sintered, at about 400.degree. C. to 500.degree. C., on a patterned semiconductor wafer having exposed polycrystalline (14) or monocrystalline (11) silicon portions, as well as exposed oxide (15 or 25) portions. The cobalt reacts with exposed surfaces of the silicon portions and forms thereat such compounds as cobalt monosilicide (CoSi) or di-cobalt silicide (C0.sub.2 Si), or a mixture of both. The unreacted cobalt is selectively removed, as by selective etching in a suitable acid bath. A heat treatment at about 700.degree. C. or more, preferably in an oxidizing ambient which contains typically about 2 percent oxygen, converts the cobalt compound(s) into relatively stable cobalt disilicide (CoSi.sub.2). Subsequently, deposition of an in situ doped layer (33) of polycrystalline silicon (polysilicon) on the cobalt disilicide contacting the monocrystalline silicon portions--followed by gettering, deposition of a layer (34) of aluminum, and standard etch-patterning of the aluminum and polysilicon layers--completes the metallization of the desired MOSFET structures on the silicon wafer.
    • 为了形成MOSFET结构,在具有暴露的多晶(14)或单晶(11)硅部分的图案化半导体晶片上,在约400℃至500℃下沉积并烧结钴层(16),如 以及暴露的氧化物(15或25)部分。 钴与硅部分的暴露表面反应并在其上形成诸如一硅化钴(CoSi)或二钴硅化物(CO 2 Si)或两者的混合物的化合物。 选择性地除去未反应的钴,如通过在合适的酸浴中的选择性蚀刻。 约700℃或更高,优选氧化环境中通常含有约2%氧气的热处理将钴化合物转化成相对稳定的二硅化钴(CoSi 2)。 随后,将多晶硅(多晶硅)的原位掺杂层(33)沉积在与单晶硅部分接触的二硅化钴上,然后吸杂,沉积铝层(34),并且对铝进行标准蚀刻图案化 和多晶硅层 - 完成硅晶片上期望的MOSFET结构的金属化。