会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • Frequency abnormality detecting circuit
    • 频率异常检测电路
    • JP2009272793A
    • 2009-11-19
    • JP2008120189
    • 2008-05-02
    • Hitachi Ltd株式会社日立製作所
    • YOSHIDA KATSUMIBANDO AKIRAOGURA MAKOTOISHIKAWA MASAKAZUKOBAYASHI EIJIKOBAYASHI MASAMITSUSHIRAISHI MASAHIROUMEHARA TAKASHIFURUTA YASUYUKIOTANI TATSUYUKI
    • H03K5/19G01R23/15H03K5/26
    • PROBLEM TO BE SOLVED: To solve the problem that a conventional frequency abnormality detecting circuit, in which a monitoring clock uses a frequency higher than that of a clock to be monitored, is expensive, requires a countermeasure against noise, and is difficult to mount on a substrate, and also, a conventional frequency abnormality detecting circuit, in which the monitoring clock uses a frequency lower than that of a clock to be monitored, is not only unable to detect an abnormality depending on timing of clock fixing but requires a separate configuration that prevents a warning from being issued since all register outputs constituting a shift register become "0" during a reset.
      SOLUTION: An upper-limit abnormality of a clock frequency is detected by comparing the magnitude of a count value of the number of clocks to be monitored with that of an upper-limit value. A lower-limit abnormality is detected by an output of a logical AND of a positive pulse outputted at a rising edge of synchronized monitoring clocks, an initial edge hold circuit output that outputs "High" by the pulse output, and a comparator output that compares the magnitude of a lower-limit value and that of the count value of the number of clocks to be monitored.
      COPYRIGHT: (C)2010,JPO&INPIT
    • 解决的问题:为了解决监视时钟使用比要监视的时钟频率高的频率的现有的频率异常检测电路的问题,需要对抗噪声的对策,并且是困难的 而且,监视时钟使用比要监视的时钟低的频率的常规频率异常检测电路,不仅不能根据时钟固定的定时检测到异常,而且需要 由于构成移位寄存器的所有寄存器输出在复位期间变为“0”,因此可以防止发出警告的单独配置。 解决方案:通过将要监视的时钟数的计数值与上限值的大小进行比较来检测时钟频率的上限异常。 通过在同步监视时钟的上升沿输出的正脉冲的逻辑AND的输出,通过脉冲输出输出“高”的初始边沿保持电路输出和比较器输出比较来检测下限异常 下限值的大小以及要监视的时钟数的计数值的大小。 版权所有(C)2010,JPO&INPIT
    • 4. 发明专利
    • Calculator system
    • 计算机系统
    • JP2006338426A
    • 2006-12-14
    • JP2005163425
    • 2005-06-03
    • Hitachi Ltd株式会社日立製作所
    • ENDO HIROMICHINAGAYAMA HISAOOGURA MAKOTOFUNAKI SATORUYAMADA TSUTOMUBANDO AKIRAMASUKO NAOYAUMEHARA TAKASHIKOBAYASHI MASAMITSUISHIKAWA MASAKAZUSHIRAISHI MASAHIRO
    • G06F12/00G06F12/14
    • PROBLEM TO BE SOLVED: To solve a problem of increase in device weight in a conventional controller generally constructed of a component device responsible for usability and a component device responsible for safety separately.
      SOLUTION: When an access control state from a processor side and that from an input/output device side to a shared resource is changed in a switch between a normal control mode and a safe control mode, the both control modes coexist on the same calculator system. Therefore, in this calculator system capable of operating a plurality of tasks and having the shared resource used by a plurality of tasks and a plurality of control modes for operating one or more tasks under the respective control modes, an access control state for access from the respective tasks to the shared resource is applied to each control mode, and synchronously with the switch of the control mode, the access control state is switched.
      COPYRIGHT: (C)2007,JPO&INPIT
    • 要解决的问题:为了解决通常由负责可用性的部件装置构成的常规控制器和分别负责安全的部件装置的设备重量增加的问题。 解决方案:当在正常控制模式和安全控制模式之间的切换中改变来自处理器侧和从输入/输出设备侧到共享资源的访问控制状态时,两个控制模式共存于 相同的计算器系统。 因此,在能够操作多个任务并具有多个任务所使用的共享资源的该计算器系统和用于在各个控制模式下操作一个或多个任务的多个控制模式的访问控制状态下, 将共享资源的各个任务应用于每个控制模式,并且与控制模式的切换同步,切换访问控制状态。 版权所有(C)2007,JPO&INPIT
    • 7. 发明专利
    • Sending device, receiving device, and communication system
    • 发送设备,接收设备和通信系统
    • JP2007043679A
    • 2007-02-15
    • JP2006178896
    • 2006-06-29
    • Hitachi Information & Control Solutions LtdHitachi Ltd株式会社日立情報制御ソリューションズ株式会社日立製作所
    • ISHIKAWA MASAKAZUONOZUKA AKIHIROOGURA MAKOTOSHIRAISHI MASAHIROUMEHARA TAKASHIMASUKO NAOYANAGAYAMA HISAOENDO HIROMICHIFUNAKI SATORUKOBAYASHI MASAMITSUBANDO AKIRAKOBAYASHI EIJIFURUTA YASUYUKI
    • H04L29/10H04L1/00
    • PROBLEM TO BE SOLVED: To attain both a high performance and safety in data communication between a controller and a process I/O unit.
      SOLUTION: The device is provided with a circuit which generates and adds a CRC (Cyclic Redundancy Check) to a transmitted data of the controller and the process I/O unit, a circuit which checks the CRC of a received data, and a status register which selects operation modes of operation or stop of a CRC generation and a check function and shows CRC errors in each device, and inconsistency of the operation mode of a transmitter and a recipient of the data. It also performs a check of the CRC in a relay communication device. When two or more relay communication devices exist, the CRC for transmission between relay communication devices is additionally added, the CRC check result in each device of the controller, the relay communication device, and the process I/O unit is reflected in the status register, the soundness of the data between terminals is checked, the data having errors generated in a transceiver process is prevented from being used, and the device is prevented from a malfunction.
      COPYRIGHT: (C)2007,JPO&INPIT
    • 要解决的问题:为了在控制器和处理I / O单元之间实现数据通信的高性能和安全性。 解决方案:该设备具有电路,该电路为控制器和处理I / O单元的发送数据生成CRC(循环冗余校验),检查接收到的数据的CRC的电路,以及 选择操作模式或停止CRC生成和检查功能的状态寄存器,并且在每个设备中显示CRC错误,以及发送器的操作模式与数据的接收者的不一致。 它还执行中继通信设备中的CRC校验。 当存在两个以上的中继通信装置时,还附加用于中继通信装置之间传输的CRC,控制器,中继通信装置和处理I / O单元的每个装置的CRC校验结果反映在状态寄存器 检查终端之间的数据的正确性,防止在收发器处理中产生的错误的数据被使用,并且防止装置发生故障。 版权所有(C)2007,JPO&INPIT
    • 8. 发明专利
    • Input/output control apparatus, information control apparatus, input/output control method, and information control method
    • 输入/输出控制装置,信息控制装置,输入/输出控制方法和信息控制方法
    • JP2007011639A
    • 2007-01-18
    • JP2005190874
    • 2005-06-30
    • Hitachi Information & Control Solutions LtdHitachi Ltd株式会社日立情報制御ソリューションズ株式会社日立製作所
    • OGURA MAKOTOFUNAKI SATORUBANDO AKIRAUMEHARA TAKASHINAGAYAMA HISAOKOBAYASHI MASAMITSUISHIKAWA MASAKAZUSHIRAISHI MASAHIROONOZUKA AKIHIROMASUKO NAOYAENDO HIROMICHI
    • G06F11/18G06F13/12
    • PROBLEM TO BE SOLVED: To solve the problem that a programmable electronic apparatus must be divided into a programmable electronic apparatus for high reliability and a programmable electronic apparatus for high performance processing because the programmable electronic apparatus executes identical processing by a plurality of processors so as to obtain reliability to improve the reliability owing to the coincidence of outputs; on one side, the plurality of processors always execute the identical processing, so that the processing performance per processor is reduced to half; and on the other side, the processing not requiring its reliability requires the processing performance, so that high reliability becomes incompatible with high processing performance.
      SOLUTION: The programmable electronic device has the plurality of processors, improves the processing performance by independently operating usual control and network processing in use of different processors, interrupts the other processors only in executing processing to require reliability to make them execute processing requiring the same high reliability to realize both the improvement of the reliability resulting from coincidence among a plurality of outputs of the processors, and that of the processing performance.
      COPYRIGHT: (C)2007,JPO&INPIT
    • 解决的问题:为了解决可编程电子设备必须被划分为高可靠性的可编程电子设备和用于高性能处理的可编程电子设备的问题,因为可编程电子设备通过多个处理器执行相同的处理 以获得可靠性,由于输出的一致性提高可靠性; 一方面,多个处理器总是执行相同的处理,使得每个处理器的处理性能减少到一半; 另一方面,不需要其可靠性的处理需要处理性能,使得高可靠性与高处理性能不兼容。 解决方案:可编程电子设备具有多个处理器,通过独立操作使用不同处理器的常规控制和网络处理来提高处理性能,仅在执行处理时中断其他处理器以要求可靠性使其执行需要的处理 具有相同的高可靠性,以实现由处理器的多个输出之间的一致性导致的可靠性的提高以及处理性能的提高。 版权所有(C)2007,JPO&INPIT
    • 9. 发明专利
    • Controller
    • CONTROLLER
    • JP2006338425A
    • 2006-12-14
    • JP2005163424
    • 2005-06-03
    • Hitachi Ltd株式会社日立製作所
    • FUNAKI SATORUOGURA MAKOTONAGAYAMA HISAOENDO HIROMICHIYAMADA TSUTOMUUMEHARA TAKASHIMASUKO NAOYAISHIKAWA MASAKAZUSHIRAISHI MASAHIROKOBAYASHI MASAMITSUBANDO AKIRA
    • G06F11/18
    • PROBLEM TO BE SOLVED: To solve the problem that a system to collate outputs of a plurality of processors regardless of the synchronization/nonsynchronization of the outputs of the processors is required in a future control system composed of a plurality of processors in order to diagnose the soundness of the processors by collating the outputs of the processors because it is difficult to synchronize processor outputs.
      SOLUTION: The control system is provided with a timing sequence means for determining the synchronization/nonsynchronization of output timing from control signals from the respective processors, an ID/data selecting means for selecting data in a queue and storing the data in the queue based on a unique ID being part of the output from the processors, and a data collating means for collating data output by the ID/data selecting means.
      COPYRIGHT: (C)2007,JPO&INPIT
    • 要解决的问题为了解决在由多个处理器组成的将来的控制系统中需要按顺序对由多个处理器的输出进行同步/非同步而进行整理多个处理器的输出的系统的系统的问题 通过整理处理器的输出来诊断处理器的可靠性,因为难以使处理器输出同步。 解决方案:控制系统具有定时序列装置,用于根据来自各个处理器的控制信号确定输出定时的同步/非同步; ID /数据选择装置,用于选择队列中的数据并将数据存储在 基于作为来自处理器的输出的一部分的唯一ID的队列,以及用于对比由ID /数据选择装置输出的数据的数据对照装置。 版权所有(C)2007,JPO&INPIT