专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06708268B1 Microcontroller instruction set 有权
标题翻译：微控制器指令集
公开(公告)号：US06708268B1
公开(公告)日：2004-03-16
申请号：US09280112
申请日：1999-03-26
申请人： Edward Brian Boles , Rodney Drake , Darrel Johansen , Sumit Mitra , Joseph Triece , Randy Yach
发明人： Edward Brian Boles , Rodney Drake , Darrel Johansen , Sumit Mitra , Joseph Triece , Randy Yach
IPC分类号： G06F1208
CPC分类号： G06F9/30192 , G06F9/30032 , G06F9/3004 , G06F9/30101 , G06F9/3012 , G06F9/3013 , G06F9/30145 , G06F9/30149 , G06F9/30167 , G06F9/321 , G06F9/325
摘要： A microcontroller apparatus is provided with an instruction set for manipulating the behavior of the microcontroller. The apparatus and system is provided that enables a linearized address space that makes modular emulation possible. Direct or indirect addressing is possible through register files or data memory. Special function registers, including the Program Counter (PC) and Working Register (W), are mapped in the data memory. An orthogonal (symmetrical) instruction set makes possible any operation on any register using any addressing mode. Consequently, two file registers to be used in some two operand instructions. This allows data to be moved directly between two registers without going through the W register. Thus increasing performance and decreasing program memory usage.
摘要翻译：微控制器装置设置有用于操纵微控制器的行为的指令集。提供了使得能够实现模块化仿真的线性化地址空间的装置和系统。可以通过寄存器文件或数据存储器进行直接或间接寻址。特殊功能寄存器，包括程序计数器（PC）和工作寄存器（W），映射到数据存储器中。正交（对称）指令集可以使用任何寻址模式对任何寄存器进行任何操作。因此，在两个操作数指令中要使用两个文件寄存器。这允许在两个寄存器之间直接移动数据，而不经过W寄存器。从而提高性能并减少程序内存的使用。

2. 发明授权

US07206924B2 Microcontroller instruction set 有权
标题翻译：微控制器指令集
公开(公告)号：US07206924B2
公开(公告)日：2007-04-17
申请号：US10751210
申请日：2003-12-31
申请人： Edward Brian Boles , Rodney Drake , Darrel Johansen , Sumit Mitra , Joseph Triece , Randy Yach
发明人： Edward Brian Boles , Rodney Drake , Darrel Johansen , Sumit Mitra , Joseph Triece , Randy Yach
IPC分类号： G06F12/08
CPC分类号： G06F9/30192 , G06F9/30032 , G06F9/3004 , G06F9/30101 , G06F9/3012 , G06F9/3013 , G06F9/30145 , G06F9/30149 , G06F9/30167 , G06F9/321 , G06F9/325
摘要： A microcontroller apparatus is provided with an instruction set for manipulating the behavior of the microcontroller. The apparatus and system is provided that enables a linearized address space that makes modular emulation possible. Direct or indirect addressing is possible through register files or data memory. Special function registers, including the Program Counter (PC) and Working Register (W), are mapped in the data memory. An orthogonal (symmetrical) instruction set makes possible any operation on any register using any addressing mode. Consequently, two file registers to be used in some two operand instructions. This allows data to be moved directly between two registers without going through the W register. Thus increasing performances and decreasing program memory usage.
摘要翻译：微控制器装置设置有用于操纵微控制器的行为的指令集。提供了使得能够实现模块化仿真的线性化地址空间的装置和系统。可以通过寄存器文件或数据存储器进行直接或间接寻址。特殊功能寄存器，包括程序计数器（PC）和工作寄存器（W），映射到数据存储器中。正交（对称）指令集可以使用任何寻址模式对任何寄存器进行任何操作。因此，在两个操作数指令中要使用两个文件寄存器。这允许在两个寄存器之间直接移动数据，而不经过W寄存器。从而增加性能并减少程序内存的使用。

3. 发明授权

US6098160A Data pointer for outputting indirect addressing mode addresses within a single cycle and method therefor 失效
标题翻译：用于在单个周期内输出间接寻址模式地址的数据指针及其方法
公开(公告)号：US6098160A
公开(公告)日：2000-08-01
申请号：US959559
申请日：1997-10-28
申请人： Rodney J. Drake , Randy L. Yach , Igor Wojewoda , Joseph W. Triece , Brian Boles , Darrel Johansen
发明人： Rodney J. Drake , Randy L. Yach , Igor Wojewoda , Joseph W. Triece , Brian Boles , Darrel Johansen
IPC分类号： G06F9/35 , G06F12/00
CPC分类号： G06F9/35
摘要： A data pointer for generating an indirect addressing mode address within a single cycle for a selected one of a plurality of multiple indirect addressing modes. The data pointer is used with a processor architecture scheme which allows for encoding of multiple addressing modes. A data pointer register is coupled to the processor architecture scheme for storing a current address of an operand to be used in a simple indirect addressing mode. An incrementer is coupled to the data pointer register for incrementing the current address of an operand to be used in a simple indirect data addressing mode by a set number thereby generating an address of an operand to be used in an indirect addressing mode with auto preincrement. An adder is coupled to the data pointer register for combining the current address of an operand to be used in a simple indirect data addressing mode with an offset number thereby generating an address of an operand to be used in an indirect addressing mode with offset. A multiplexer circuit is coupled to an output of the data pointer register, to an output of the incrementer, and to an output of the adder for selecting a desired indirect addressing mode address.
摘要翻译：一种数据指针，用于在多个间接寻址模式中选定的一个周期内在单个周期内生成间接寻址模式地址。数据指针与处理器架构方案一起使用，该方案允许对多种寻址模式进行编码。数据指针寄存器耦合到处理器架构方案，用于存储要在简单的间接寻址模式中使用的操作数的当前地址。增量器被耦合到数据指针寄存器，用于以简单的间接数据寻址模式递增一个操作数的当前地址一个设定的数字，从而产生要以具有自动预压缩的间接寻址方式使用的操作数的地址。加法器耦合到数据指针寄存器，用于将要在简单间接数据寻址模式中使用的操作数的当前地址与偏移号组合，从而生成要在具有偏移量的间接寻址模式中使用的操作数的地址。多路复用器电路耦合到数据指针寄存器的输出，加法器的输出端和加法器的输出端，用于选择期望的间接寻址模式地址。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式