专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09037669B2 Remote processing and memory utilization 有权
标题翻译：远程处理和内存利用
公开(公告)号：US09037669B2
公开(公告)日：2015-05-19
申请号：US13570916
申请日：2012-08-09
申请人： Dong Chen , Noel A. Eisley , Philip Heidelberger , James A. Kahle , Fabrizio Petrini , Robert M. Senger , Burkhard Steinmacher-Burow , Yutaka Sugawara
发明人： Dong Chen , Noel A. Eisley , Philip Heidelberger , James A. Kahle , Fabrizio Petrini , Robert M. Senger , Burkhard Steinmacher-Burow , Yutaka Sugawara
IPC分类号： G06F15/167 , G06F15/173 , G06F11/00 , G06F9/54 , H04L29/06
CPC分类号： G06F9/547 , H04L29/0617 , H04L67/40
摘要： According to one embodiment of the present invention, a system for operating memory includes a first node coupled to a second node by a network, the system configured to perform a method including receiving the remote transaction message from the second node in a processing element in the first node via the network, wherein the remote transaction message bypasses a main processor in the first node as it is transmitted to the processing element. In addition, the method includes accessing, by the processing element, data from a location in a memory in the first node based on the remote transaction message, and performing, by the processing element, computations based on the data and the remote transaction message.
摘要翻译：根据本发明的一个实施例，一种用于操作存储器的系统包括由网络耦合到第二节点的第一节点，所述系统被配置为执行一种方法，该方法包括从所述第二节点接收来自所述第二节点的处理元件中的所述远程事务消息第一节点经由网络，其中当所述远程事务消息被传送到所述处理元件时，所述远程事务消息绕过所述第一节点中的主处理器。此外，该方法包括基于远程事务消息，由处理元件访问来自第一节点中的存储器中的位置的数据，以及由处理元件基于数据和远程事务消息执行计算。

2. 发明申请

US20140047060A1 REMOTE PROCESSING AND MEMORY UTILIZATION 有权
标题翻译：远程处理和存储器的使用
公开(公告)号：US20140047060A1
公开(公告)日：2014-02-13
申请号：US13570916
申请日：2012-08-09
申请人： Dong Chen , Noel A. Eisley , Philip Heidelberger , James A. Kahle , Fabrizio Petrini , Robert M. Senger , Burkhard Steinmacher-Burow , Yutaka Sugawara
发明人： Dong Chen , Noel A. Eisley , Philip Heidelberger , James A. Kahle , Fabrizio Petrini , Robert M. Senger , Burkhard Steinmacher-Burow , Yutaka Sugawara
IPC分类号： G06F15/167
CPC分类号： G06F9/547 , H04L29/0617 , H04L67/40
摘要： According to one embodiment of the present invention, a system for operating memory includes a first node coupled to a second node by a network, the system configured to perform a method including receiving the remote transaction message from the second node in a processing element in the first node via the network, wherein the remote transaction message bypasses a main processor in the first node as it is transmitted to the processing element. In addition, the method includes accessing, by the processing element, data from a location in a memory in the first node based on the remote transaction message, and performing, by the processing element, computations based on the data and the remote transaction message.
摘要翻译：根据本发明的一个实施例，一种用于操作存储器的系统包括由网络耦合到第二节点的第一节点，所述系统被配置为执行一种方法，该方法包括从所述第二节点接收来自所述第二节点的处理元件中的所述远程事务消息第一节点经由网络，其中当所述远程事务消息被传送到所述处理元件时，所述远程事务消息绕过所述第一节点中的主处理器。此外，该方法包括基于远程事务消息，由处理元件访问来自第一节点中的存储器中的位置的数据，以及由处理元件基于数据和远程事务消息执行计算。

3. 发明授权

US10152450B2 Remote processing and memory utilization 有权
公开(公告)号：US10152450B2
公开(公告)日：2018-12-11
申请号：US13584323
申请日：2012-08-13
申请人： Dong Chen , Noel A. Eisley , Philip Heidelberger , James A. Kahle , Fabrizio Petrini , Robert M. Senger , Burkhard Steinmacher-Burow , Yutaka Sugawara
发明人： Dong Chen , Noel A. Eisley , Philip Heidelberger , James A. Kahle , Fabrizio Petrini , Robert M. Senger , Burkhard Steinmacher-Burow , Yutaka Sugawara
IPC分类号： G06F15/167 , G06F15/173 , G06F9/54 , H04L29/06 , H04L29/08
摘要： According to one embodiment of the present invention, a system for operating memory includes a first node coupled to a second node by a network, the system configured to perform a method including receiving the remote transaction message from the second node in a processing element in the first node via the network, wherein the remote transaction message bypasses a main processor in the first node as it is transmitted to the processing element. In addition, the method includes accessing, by the processing element, data from a location in a memory in the first node based on the remote transaction message, and performing, by the processing element, computations based on the data and the remote transaction message.

4. 发明申请

US20130290473A1 REMOTE PROCESSING AND MEMORY UTILIZATION 审中-公开
标题翻译：远程处理和存储器的使用
公开(公告)号：US20130290473A1
公开(公告)日：2013-10-31
申请号：US13584323
申请日：2012-08-13
申请人： Dong Chen , Noel A. Eisley , Philip Heidelberger , James A. Kahle , Fabrizio Petrini , Robert M. Senger , Burkhard Steinmacher-Burow , Yutaka Sugawara
发明人： Dong Chen , Noel A. Eisley , Philip Heidelberger , James A. Kahle , Fabrizio Petrini , Robert M. Senger , Burkhard Steinmacher-Burow , Yutaka Sugawara
IPC分类号： G06F15/167
CPC分类号： G06F15/17331 , G06F9/544 , H04L29/0617 , H04L67/1097
摘要： According to one embodiment of the present invention, a system for operating memory includes a first node coupled to a second node by a network, the system configured to perform a method including receiving the remote transaction message from the second node in a processing element in the first node via the network, wherein the remote transaction message bypasses a main processor in the first node as it is transmitted to the processing element. In addition, the method includes accessing, by the processing element, data from a location in a memory in the first node based on the remote transaction message, and performing, by the processing element, computations based on the data and the remote transaction message.
摘要翻译：根据本发明的一个实施例，一种用于操作存储器的系统包括由网络耦合到第二节点的第一节点，所述系统被配置为执行一种方法，该方法包括从所述第二节点接收来自所述第二节点的处理元件中的所述远程事务消息第一节点经由网络，其中当所述远程事务消息被传送到所述处理元件时，所述远程事务消息绕过所述第一节点中的主处理器。此外，该方法包括基于远程事务消息，由处理元件访问来自第一节点中的存储器中的位置的数据，以及由处理元件基于数据和远程事务消息执行计算。

5. 发明申请

US20190042513A1 APPARATUSES, METHODS, AND SYSTEMS FOR OPERATIONS IN A CONFIGURABLE SPATIAL ACCELERATOR 审中-公开
公开(公告)号：US20190042513A1
公开(公告)日：2019-02-07
申请号：US16024854
申请日：2018-06-30
申请人： Kermin E. FLEMING, JR. , Simon C. STEELY, JR. , Kent D. GLOSSOP , Mitchell DIAMOND , Benjamin KEEN , Dennis BRADFORD , Fabrizio Petrini , Barry TANNENBAUM , Yonghzi ZHANG
发明人： Kermin E. FLEMING, JR. , Simon C. STEELY, JR. , Kent D. GLOSSOP , Mitchell DIAMOND , Benjamin KEEN , Dennis BRADFORD , Fabrizio Petrini , Barry TANNENBAUM , Yonghzi ZHANG
IPC分类号： G06F13/40 , G06F9/30
摘要： Systems, methods, and apparatuses relating to operations in a configurable spatial accelerator are described. In one embodiment, a configurable spatial accelerator includes a first processing element that includes a configuration register within the first processing element to store a configuration value that causes the first processing element to perform an operation according to the configuration value, a plurality of input queues, an input controller to control enqueue and dequeue of values into the plurality of input queues according to the configuration value, a plurality of output queues, and an output controller to control enqueue and dequeue of values into the plurality of output queues according to the configuration value.

6. 发明申请

US20230095207A1 RETURN VALUE STORAGE FOR ATOMIC FUNCTIONS 有权
公开(公告)号：US20230095207A1
公开(公告)日：2023-03-30
申请号：US17485102
申请日：2021-09-24
申请人： Robert Pawlowski , Fabio Checconi , Fabrizio Petrini
发明人： Robert Pawlowski , Fabio Checconi , Fabrizio Petrini
IPC分类号： G06F9/52 , G06F13/28 , G06F9/30
摘要： A memory architecture may provide support for any number of direct memory access (DMA) operations at least partially independent of the CPU coupled to the memory. DMA operations may involve data movement between two or more memory locations and may involve minor computations. At least some DMA operations may include any number of atomic functions, and at least some of the atomic functions may include a corresponding return value. A system includes a first direct memory access (DMA) engine to request a DMA operation. The DMA operation includes an atomic operation. The system also includes a second DMA engine to receive a return value associated with the atomic operation and store the return value at a source memory.

7. 发明授权

US06993764B2 Buffered coscheduling for parallel programming and enhanced fault tolerance 失效
公开(公告)号：US06993764B2
公开(公告)日：2006-01-31
申请号：US09895570
申请日：2001-06-28
申请人： Fabrizio Petrini , Wu-chun Feng
发明人： Fabrizio Petrini , Wu-chun Feng
IPC分类号： G06F7/00
CPC分类号： G06F9/5066 , G06F9/52
摘要： A computer implemented method schedules processor jobs on a network of parallel machine processors or distributed system processors. Control information communications generated by each process performed by each processor during a defined time interval is accumulated in buffers, where adjacent time intervals are separated by strobe intervals for a global exchange of control information. A global exchange of the control information communications at the end of each defined time interval is performed during an intervening strobe interval so that each processor is informed by all of the other processors of the number of incoming jobs to be received by each processor in a subsequent time interval. The buffered coscheduling method of this invention also enhances the fault tolerance of a network of parallel machine processors or distributed system processors

8. 发明授权

US09305116B2 Dual DFA decomposition for large scale regular expression matching 有权
标题翻译：用于大规模正则表达式匹配的双DFA分解
公开(公告)号：US09305116B2
公开(公告)日：2016-04-05
申请号：US12763510
申请日：2010-04-20
申请人： Virat Agarwal , Davide Pasetto , Fabrizio Petrini
发明人： Virat Agarwal , Davide Pasetto , Fabrizio Petrini
IPC分类号： G06F7/00 , G06F17/30 , G06F17/27
CPC分类号： G06F17/30985 , G06F17/2775
摘要： An apparatus includes a data processing system for matching a first input string with a first regular expression set. The data processing system includes a processor, a memory storing a computer program, a processor configured to execute the computer program. The computer program includes instructions for performing mapping at least two related symbols of the first regular expression set to a unique symbol, generating a second input string by replacing each instance of the at least two related symbols in the first input string with the unique symbol, and operating a first state machine on the input string and a second state machine on the second input string to determine whether the first input string matches with the first regular expression set.
摘要翻译：一种装置包括用于将第一输入串与第一正则表达式集匹配的数据处理系统。数据处理系统包括处理器，存储计算机程序的存储器，配置为执行计算机程序的处理器。计算机程序包括用于执行将第一正则表达式集合的至少两个相关符号映射到唯一符号的指令，通过用唯一符号替换第一输入字符串中的至少两个相关符号的每个实例来生成第二输入字符串，以及在所述输入字符串上操作第一状态机，在所述第二输入字符串上操作第二状态机，以确定所述第一输入字符串是否与所述第一正则表达式组匹配。

9. 发明申请

US20110258210A1 DUAL DFA DECOMPOSITION FOR LARGE SCALE REGULAR EXPRESSION MATCHING 有权
标题翻译：用于大规模常规表达匹配的双DFA分解
公开(公告)号：US20110258210A1
公开(公告)日：2011-10-20
申请号：US12763510
申请日：2010-04-20
申请人： Virat Agarwal , Davide Pasetto , Fabrizio Petrini
发明人： Virat Agarwal , Davide Pasetto , Fabrizio Petrini
IPC分类号： G06F17/30
CPC分类号： G06F17/30985 , G06F17/2775
摘要： An apparatus includes a data processing system for matching a first input string with a first regular expression set. The data processing system includes a processor, a memory storing a computer program, a processor configured to execute the computer program. The computer program includes instructions for performing mapping at least two related symbols of the first regular expression set to a unique symbol, generating a second input string by replacing each instance of the at least two related symbols in the first input string with the unique symbol, and operating a first state machine on the input string and a second state machine on the second input string to determine whether the first input string matches with the first regular expression set.
摘要翻译：一种装置包括用于将第一输入串与第一正则表达式集匹配的数据处理系统。数据处理系统包括处理器，存储计算机程序的存储器，配置为执行计算机程序的处理器。计算机程序包括用于执行将第一正则表达式集合的至少两个相关符号映射到唯一符号的指令，通过用唯一符号替换第一输入字符串中的至少两个相关符号的每个实例来生成第二输入字符串，以及在所述输入字符串上操作第一状态机，在所述第二输入字符串上操作第二状态机，以确定所述第一输入字符串是否与所述第一正则表达式组匹配。

10. 发明申请

US20120221494A1 REGULAR EXPRESSION PATTERN MATCHING USING KEYWORD GRAPHS 审中-公开
标题翻译：使用关键词格局的正则表达式匹配
公开(公告)号：US20120221494A1
公开(公告)日：2012-08-30
申请号：US13035488
申请日：2011-02-25
申请人： Davide Pasetto , Fabrizio Petrini
发明人： Davide Pasetto , Fabrizio Petrini
IPC分类号： G06F15/18
CPC分类号： G06N5/00
摘要： Expanding a regular expression set into an expanded expression set that recognizes a same language as the regular expression set and includes more expressions than the regular expression set, with less operators per expression includes: logically connecting the expressions in the regular expression set; parsing the expanded expression set; transforming the parsed expanded expression set into a Glushkov automata; transforming the Glushkov automata into a modified deterministic finite automaton in order to maintain fundamental graph properties; combining the modified DFA into a keyword graph using a combining algorithm that preserves the fundamental graph properties; and computing an Aho-Corasick fail function for the keyword graph using a modified algorithm to produce a modified Aho-Corasick graph with a goto and a fail function and added information per state.
摘要翻译：将正则表达式集扩展为扩展表达式集，以识别与正则表达式集相同的语言，并包含比正则表达式集更多的表达式，每个表达式的运算符较少，包括：在正则表达式集合中逻辑连接表达式; 解析扩展表达式集; 将解析的扩展表达式转换为Glushkov自动机; 将Glushkov自动机转换为修正的确定性有限自动机，以保持基本图形属性; 使用保留基本图表属性的组合算法将修改的DFA组合成关键字图; 并使用修改的算法计算关键字图的Aho-Corasick失败函数，以产生具有goto和fail函数的修改的Aho-Corasick图，并且每个状态添加信息。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式