会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • Compound ic
    • 化学IC
    • JP2009071152A
    • 2009-04-02
    • JP2007239543
    • 2007-09-14
    • Denso CorpToyota Central R&D Labs Inc株式会社デンソー株式会社豊田中央研究所
    • HATSUTORI YOSHIKUNIKUWABARA MAKOTOUESUGI TSUTOMUKIGAMI MASAHITOKANECHIKA MASAKAZUOKUNO TAKUYA
    • H01L27/08H01L21/76H01L21/762H01L21/8234H01L21/8249H01L27/06H01L27/088H01L29/786
    • PROBLEM TO BE SOLVED: To provide a compound IC which improves a LDMOS transistor prepared therein in a tradeoff relation existing between an on-state resistance and a breakdown voltage.
      SOLUTION: The compound IC 10 includes a LDMOS transistor 20 in at least one of a plurality of island regions divided by a trench insulated separation portion 50 including a first embedded conductor 52 covered with a first side wall oxidation film 54. The compound IC 10 is provided with trench portions 60 which are provided in the island region and each of which includes a second embedded conductor 62 opposite to a side of a body region 28 between a side of a drift region 22 of the LDMOS transistor 20 and/or a source region 26, and the drift region 22, through a second side wall oxidation film 64. The first embedded conductor 52 of the trench insulated separation portion 50 and the second embedded conductor 62 of the trench portion 60 are electrically isolated. The trench insulated separation portion 50 and the trench portion 60 are formed in the same manufacturing process.
      COPYRIGHT: (C)2009,JPO&INPIT
    • 要解决的问题:提供一种化合物IC,其以存在于导通状态电阻和击穿电压之间的权衡关系改进其中制备的LDMOS晶体管。 解决方案:复合IC 10包括由包括被第一侧壁氧化膜54覆盖的第一嵌入式导体52的沟槽绝缘分离部分50划分的多个岛状区域中的至少一个中的LDMOS晶体管20.化合物 IC 10设置有沟槽部分60,其设置在岛状区域中,并且每个沟槽部分包括与LDMOS晶体管20的漂移区域22的侧面之间的体区28的一侧相对的第二嵌入导体62和/或 源极区域26和漂移区域22通过第二侧壁氧化膜64.沟槽绝缘分离部分50的第一嵌入导体52和沟槽部分60的第二嵌入导体62被电隔离。 沟槽绝缘分离部分50和沟槽部分60在相同的制造过程中形成。 版权所有(C)2009,JPO&INPIT
    • 3. 发明专利
    • Field-effect transistor
    • 场效应晶体管
    • JP2009081276A
    • 2009-04-16
    • JP2007249549
    • 2007-09-26
    • Denso CorpToyota Central R&D Labs Inc株式会社デンソー株式会社豊田中央研究所
    • KUWABARA MAKOTOHATSUTORI YOSHIKUNIUESUGI TSUTOMUKIGAMI MASAHITOKANECHIKA MASAKAZUOKUNO TAKUYA
    • H01L29/786H01L21/336
    • PROBLEM TO BE SOLVED: To provide a technology capable of obtaining an FET with small on-state resistance without reducing a breakdown voltage.
      SOLUTION: An FET 10 has: a drift region 6 which contains a first conductivity-type dopant in a low concentration; a source region 22 which contains the first conductivity-type dopant in a high concentration; a body region 26 which contains a second conductivity-type dopant in a low concentration and is in contact with the drift region 6 in such a manner that the source region 22 is included; a drain region 8 which contains the first conductivity-type dopant in a high concentration and is separated from the body region 26 by the drift region 6; a gate electrode 16 which faces the body region 26 through an insulating layer 18; a buried insulating layer 4 which is in contact with the bottom face of the drift region 6; and a conductive region 2 which is in contact with the bottom face of the buried insulating layer 4.
      COPYRIGHT: (C)2009,JPO&INPIT
    • 要解决的问题:提供一种能够在不降低击穿电压的情况下获得具有小导通电阻的FET的技术。 解决方案:FET10具有:漂移区6,其含有低浓度的第一导电型掺杂剂; 源极区22,其包含高浓度的第一导电型掺杂剂; 体区26,其包含低浓度的第二导电型掺杂剂,并且以包括源极区22的方式与漂移区6接触; 漏极区8,其包含高浓度的第一导电型掺杂剂,并通过漂移区6与体区26分离; 通过绝缘层18面向主体区域26的栅电极16; 与漂移区域6的底面接触的埋入绝缘层4; 以及与掩埋绝缘层4的底面接触的导电区域2.版权所有(C)2009,JPO&INPIT
    • 4. 发明专利
    • Switching circuit
    • 切换电路
    • JP2008067140A
    • 2008-03-21
    • JP2006243832
    • 2006-09-08
    • Denso CorpToyota Central R&D Labs Inc株式会社デンソー株式会社豊田中央研究所
    • HATSUTORI YOSHIKUNIKUWABARA MAKOTOOKADA KYOKOMIZUNO SHOJIAOKI TAKAAKITAKAHASHI SHIGEKIAKAGI NOZOMINAKANO TAKASHI
    • H03K17/16H03K17/687
    • PROBLEM TO BE SOLVED: To provide a switching circuit of a transistor in which an increase in surge voltage is suppressed.
      SOLUTION: The switching circuit 10 is provided with: a transistor 50 which is used by serially connecting a power source 80 and a load 70 between a drain electrode D and a source electrode; a control circuit 40 which outputs drive voltage Vin to the transistor; and a serial circuit 30 which is connected between a gate electrode G and the drain electrode D of the transistor 50 and in which a first capacitor 32 and a first diode 34 are serially connected with each other. A cathode of the first diode 34 is connected on the side of the gate electrode G of the transistor 50 and an anode of the first diode 34 is connected on the side of the drain electrode D of the transistor 50. The switching circuit 10 is further provided with a voltage regulator circuit 20 which is connected to a connection line between the first capacitor 32 and the first diode 34 and adjusts voltage of the connection line.
      COPYRIGHT: (C)2008,JPO&INPIT
    • 要解决的问题:提供抑制浪涌电压增加的晶体管的开关电路。 解决方案:开关电路10设置有:晶体管50,其通过串联连接电源80和漏电极D与源电极之间的负载70而使用; 将驱动电压Vin输出到晶体管的控制电路40; 以及串联电路30,其连接在晶体管50的栅极电极G和漏极电极D之间,并且其中第一电容器32和第一二极管34彼此串联连接。 第一二极管34的阴极连接在晶体管50的栅极电极G的一侧,第一二极管34的阳极连接在晶体管50的漏电极D侧。另外,开关电路10 设置有电压调节器电路20,其连接到第一电容器32和第一二极管34之间的连接线,并且调节连接线的电压。 版权所有(C)2008,JPO&INPIT
    • 8. 发明专利
    • Manufacturing method of semiconductor device, semiconductor substrate, and semiconductor device manufactured with them
    • 半导体器件的制造方法,半导体衬底和与其制造的半导体器件
    • JP2004356577A
    • 2004-12-16
    • JP2003155451
    • 2003-05-30
    • Denso CorpToyota Central Res & Dev Lab Inc株式会社デンソー株式会社豊田中央研究所
    • SUZUKI MIKIMASAHATSUTORI YOSHIKUNINAKAJIMA KYOKO
    • H01L21/66H01L21/336H01L21/78H01L29/06H01L29/12H01L29/739H01L29/78H01L29/861
    • H01L29/7813H01L21/78H01L29/0634H01L29/7802
    • PROBLEM TO BE SOLVED: To provide a method for manufacturing a semiconductor device, to provide a semiconductor substrate whose manufacturing cost is reduced by abolishing alignment to a pn column without forming an additional layer, in manufacture of the semiconductor device of high breakdown voltage/low on-resistance having the pn column, and to provide a low-cost semiconductor device manufactured with them.
      SOLUTION: This method comprises: a forming step for forming the pn column which has a strip shape in a cross-sectional surface of a substrate, and further has a repeat pattern of p-conductive types and n-conductive types in a substrate surface, extending over the entire region 1pn in a semiconductor substrate 1 where a plurality of the same semiconductor substrates 100 are formed; a step for forming a residual component of a plurality of the same semiconductor devices 100 in the region 1pn in which the repeat pattern exists, with the pn column as a part of the component of the semiconductor device 100; and a step for cutting individual semiconductor device 100 into a chip from the region 1pn where a plurality of the same semiconductor devices 100 are formed.
      COPYRIGHT: (C)2005,JPO&NCIPI
    • 要解决的问题:为了提供一种制造半导体器件的方法,提供一种通过在不形成附加层的情况下通过消除与pn列的取向而降低其制造成本的半导体衬底,在制造高分解的半导体器件 具有pn列的电压/低导通电阻,并提供与它们一起制造的低成本半导体器件。 解决方案:该方法包括:形成步骤,用于形成在衬底的横截面中具有条形的pn柱,并且还具有p导电类型和n导电类型的重复图案 衬底表面,在形成有多个相同的半导体衬底100的半导体衬底1中在整个区域1pn上延伸; 在pn列作为半导体器件100的一部分的部分中,形成存在重复图案的区域1pn中的多个相同半导体器件100的残留分量的步骤; 以及从形成多个相同半导体器件100的区域1pn将各个半导体器件100切割成芯片的步骤。 版权所有(C)2005,JPO&NCIPI
    • 10. 发明专利
    • Semiconductor device and manufacturing method thereof
    • 半导体器件及其制造方法
    • JP2006073615A
    • 2006-03-16
    • JP2004252463
    • 2004-08-31
    • Denso CorpToyota Central Res & Dev Lab Inc株式会社デンソー株式会社豊田中央研究所
    • HATSUTORI YOSHIKUNINAKAJIMA KYOKOYAMAGUCHI HITOSHIMAKINO TOMOATSU
    • H01L29/78H01L21/336H01L29/06H01L29/47H01L29/872
    • H01L29/7813H01L29/0634H01L29/0696H01L29/41741H01L29/66734H01L29/7811
    • PROBLEM TO BE SOLVED: To provide a semiconductor device capable of accepting variation in the quantity of impurities which is unavoidable when manufacturing SJ structure, and assuring a wanted breakdown strength, and to provide a method of manufacturing the semiconductor device at good yield.
      SOLUTION: The semiconductor device comprises a central region 12 where a semiconductor switching element is formed, and a peripheral region 14 formed around the central region 12. It comprises a drift layer 26 having SJ structure which is formed from the central region 12 to the peripheral region 14. Relating to a difference in the quantity of impurities at a p-type column and that of an n-type column constituting a pair, the difference in the pair positioned at the outermost periphery of the peripheral region 14 (25b and 27b)is smaller than the difference in the other pair positioned at the peripheral region 14 (25a and 27a). The difference in the pair positioned at the innermost periphery of the peripheral region 14 (25a and 27a) is larger than the pair positioned in the central region 12 (25 and 27).
      COPYRIGHT: (C)2006,JPO&NCIPI
    • 要解决的问题:提供一种能够接受在制造SJ结构时不可避免的杂质量的变化并确保想要的击穿强度的半导体器件,并提供以良好的收率制造半导体器件的方法 。 解决方案:半导体器件包括形成半导体开关元件的中心区域12和围绕中心区域12形成的周边区域14.它包括具有SJ结构的漂移层26,该漂移层26由中心区域12形成 关于p型柱和构成一对的n型列的杂质量的差异,位于周边区域14(25b)的最外周的一对的差异 和27b)小于位于周边区域14(25a和27a)的另一对中的差的差。 位于周边区域14(25a和27a)的最内周的对中的差大于位于中心区域12(25和27)中的一对。 版权所有(C)2006,JPO&NCIPI