会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Updating high speed parallel I/O interfaces based on counters
    • 基于计数器更新高速并行I / O接口
    • US07062688B2
    • 2006-06-13
    • US10196384
    • 2002-07-16
    • Claude R. GauthierAninda K. RoyBrian W. AmickDean Liu
    • Claude R. GauthierAninda K. RoyBrian W. AmickDean Liu
    • G01R31/28
    • G06F11/24
    • A technique for adjusting a communication system involves a link, where the link includes a data line arranged to transmit a data signal and a clock line adapted to transmit a clock signal. The technique uses one or more counters to test the transmission across the link. Dependent on one or more of these counters, a test circuit, connected to the link, compares a known test pattern signal to a latched test pattern signal transmitted on the data line. The test circuit includes an adjustment circuit arranged to generate an adjustable clock signal from the clock signal, where the adjustable clock signal determines when to latch the transmitted test pattern signal The test circuit adjusts a timing of the adjustable clock signal relative to the data signal of the link.
    • 用于调整通信系统的技术涉及链路,其中链路包括被布置为发送数据信号的数据线和适于发送时钟信号的时钟线。 该技术使用一个或多个计数器来测试链路上的传输。 根据一个或多个这些计数器,连接到链路的测试电路将已知的测试模式信号与在数据线上发送的锁存的测试模式信号进行比较。 该测试电路包括调整电路,该调整电路被布置成从时钟信号产生可调节的时钟信号,其中可调节时钟信号确定何时锁存发送的测试图形信号。测试电路相对于数据信号的数据信号调整可调节时钟信号的定时 链接。
    • 4. 发明授权
    • I/O resonance cancellation circuit based on charge-pumped capacitors
    • 基于电荷泵浦电容器的I / O共振消除电路
    • US07062662B2
    • 2006-06-13
    • US10328069
    • 2002-12-23
    • Claude R. GauthierAninda K. RoyBrian W. Amick
    • Claude R. GauthierAninda K. RoyBrian W. Amick
    • G06F1/26H02J1/02G05F3/02
    • G06F1/26H02M1/15H02M3/07
    • An apparatus for canceling an effect of power supply resonance is provided. The effect of power supply resonance is a variation in power supply voltage potential. This variation may substantially affect an output buffer by causing the output buffer's output to sag below desired values. A voltage regulating circuit is coupled to power supply lines local to the output buffer where the voltage regulating circuit is most effective in reducing voltage potential variation. An exemplary voltage regulating circuit is provided that uses charge-pumped capacitors to raise the power supply voltage potential when it falls below a desired value. A second example of a voltage regulating circuit uses charge-pumped capacitors to lower the power supply voltage potential when it rises above a desired value.
    • 提供一种消除电源谐振效应的装置。 电源谐振的影响是电源电压电位的变化。 该变化可能通过使输出缓冲器的输出下降到期望值以下而基本上影响输出缓冲器。 电压调节电路耦合到输出缓冲器本地的电源线,其中电压调节电路在降低电压电位变化方面是最有效的。 提供了一种示例性的电压调节电路,其使用电荷泵电容器来降低电源电压下降到期望值以下的电压。 电压调节电路的第二示例使用电荷泵电容器,当其上升到期望值以上时降低电源电压电位。
    • 5. 发明授权
    • Method for quantifying I/O chip/package resonance
    • 量化I / O芯片/封装谐振的方法
    • US07043379B2
    • 2006-05-09
    • US10277302
    • 2002-10-22
    • Claude R. GauthierAninda K. RoyBrian W. Amick
    • Claude R. GauthierAninda K. RoyBrian W. Amick
    • G06F19/00
    • G01R31/31924G01R31/31932H04L1/242
    • A method for quantifying effects of resonance in an integrated circuit's power distribution network is provided. The power distribution network includes a first power supply line and a second power supply line to provide power to the integrated circuit. Test ranges are selected for two test parameters, reference voltage potential of a receiver and data transmission frequency of the integrated circuit. At each combination of the two test parameters, bit patterns are transmitted by the integrated circuit to the receiver. A comparison is made between the transmitted bits and the received bits to determine whether the transmitted bits were correctly received. The comparison may be used to determine and report a range of values for the reference voltage potential and data transmission frequency that allow the transmitted bits to be correctly received.
    • 提供了一种用于量化集成电路配电网络中谐振效应的方法。 配电网络包括向集成电路提供电力的第一电源线和第二电源线。 选择两个测试参数的测试范围,接收机的参考电压电位和集成电路的数据传输频率。 在两个测试参数的每个组合中,位模式由集成电路传输到接收器。 在发送的比特和接收的比特之间进行比较,以确定发送的比特是否被正确地接收。 比较可以用于确定和报告允许正确接收发送位的参考电压电位和数据传输频率的值的范围。
    • 8. 发明授权
    • Round-robin updating for high speed I/O parallel interfaces
    • 高速I / O并行接口循环更新
    • US07017086B2
    • 2006-03-21
    • US10174045
    • 2002-06-18
    • Aninda K. RoyClaude R. GauthierBrian W. Amick
    • Aninda K. RoyClaude R. GauthierBrian W. Amick
    • G01R31/28
    • G01R31/31727
    • A technique for adjusting a communication system involves a plurality of links where each link includes a data line adapted to transmit a data signal and a clock line adapted to transmit a clock signal. A test circuit connects to the plurality of links where the test circuit tests at least one of the plurality of links. The test circuit includes an adjustment circuit arranged to generate an adjustable clock signal from the clock signal of the one of the plurality of links based on an offset where the adjustment circuit adjusts a timing of the adjustable clock signal relative to the data signal of the one of the plurality of links. The test circuit is adapted to perform a round-robin testing of the plurality of the links.
    • 用于调整通信系统的技术涉及多个链路,其中每个链路包括适于传输数据信号的数据线和适于发送时钟信号的时钟线。 测试电路连接到测试电路测试多个链路中的至少一个的多个链路。 测试电路包括调整电路,该调整电路被布置成基于偏移量从多个链路中的一个链路的时钟信号产生可调节时钟信号,其中调整电路相对于一个数据信号调整可调节时钟信号的定时 的多个链接。 该测试电路适用于执行多个链路的循环测试。
    • 10. 发明授权
    • Receiver-side adaptive equalization in source-synchronous chip-to-chip communication systems
    • 源同步芯片到芯片通信系统中的接收机侧自适应均衡
    • US07154972B2
    • 2006-12-26
    • US10325542
    • 2002-12-18
    • Aninda K. RoyClaude R. Gauthier
    • Aninda K. RoyClaude R. Gauthier
    • H04B1/10
    • H04L25/14
    • A communication system comprising transmitting circuitry arranged to transmit a data signal and a timing signal; and receiving circuitry arranged to receive the data signal and the timing signal. The receiving circuitry comprises a first finite impulse response filter arranged to generate a filtered timing signal dependent on the timing signal and a at least one mixer signal; a decision feedback circuit arranged to generate the at least one mixer signal dependent on the filtered timing signal and a calibration signal; and a second finite impulse response filter arranged to generate a filtered data signal dependent on the data signal and the at least one mixer signal.
    • 一种通信系统,包括被布置为发送数据信号和定时信号的发送电路; 以及接收电路,被布置成接收数据信号和定时信号。 接收电路包括第一有限脉冲响应滤波器,其布置成根据定时信号和至少一个混频器信号产生经滤波的定时信号; 决定反馈电路,被配置为根据滤波的定时信号和校准信号产生至少一个混频器信号; 以及第二有限脉冲响应滤波器,其布置成根据所述数据信号和所述至少一个混频器信号产生经滤波的数据信号。