会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 9. 发明授权
    • Method for error test, recordation and repair
    • 错误测试,记录和修复方法
    • US07941712B2
    • 2011-05-10
    • US11714348
    • 2007-03-06
    • Christian N. MohrTimothy B. Cowles
    • Christian N. MohrTimothy B. Cowles
    • G11C29/00
    • G11C17/18G11C11/401G11C29/24G11C29/44G11C29/70G11C29/838G11C2029/1208G11C2029/4402
    • In a memory device, an on-die register is provided that is configured to store a row address as well as a column address of a memory cell that fails a test. Storing the row address frees testing from being limited to activating at one time only rows related to a common redundant segment. Storing the row address also guides repair using segmented redundancy. As an addition or alternative, information may be stored in an anti-fuse bank that is designed to provide access to a redundant cell but has not yet enabled access to that cell. If the information stored in the anti-fuse bank relates to the failure of the redundant cell, such information may be used to avoid repairing with that redundant cell.
    • 在存储器装置中,提供了一种片上寄存器,其被配置为存储行地址以及测试失败的存储器单元的列地址。 存储行地址可以将测试限制为一次只激活与常见冗余段相关的行。 存储行地址还可以使用分段冗余来指导修复。 作为补充或替代,信息可以存储在反熔丝库中,该反熔丝库被设计成提供对冗余单元的访问,但是尚未启用对该单元的访问。 如果存储在反熔丝组中的信息与冗余单元的故障相关,则可以使用这样的信息来避免用该冗余单元进行修复。
    • 10. 发明申请
    • ISOLATION CIRCUIT
    • 隔离电路
    • US20090224242A1
    • 2009-09-10
    • US12468482
    • 2009-05-19
    • Timothy B. CowlesAron T. Lunde
    • Timothy B. CowlesAron T. Lunde
    • H01L23/00H01L27/10H01L21/8232
    • G01R31/2884
    • An isolation circuit, comprising a first transistor having a gate, a first source/drain terminal, and a second source/drain terminal, a first pad coupled to the gate of the first transistor, the first pad operable to receive an enable signal, a second pad coupled to the first source/drain of the first transistor, the second pad operable to receive a ground potential, a first fuse device coupling the second source/drain terminal to a node, a second fuse device coupling the node to the first pad, a third pad operable to receive a signal to be applied to at least one die, and a second transistor operable to selectively transfer the signal received at the third pad to the at least one die in response to a control signal provided by the node.
    • 一种隔离电路,包括具有栅极的第一晶体管,第一源极/漏极端子和第二源极/漏极端子,耦合到第一晶体管的栅极的第一焊盘,第一焊盘可操作以接收使能信号, 第二焊盘,其耦合到第一晶体管的第一源极/漏极,第二焊盘可操作以接收接地电位;将第二源极/漏极端子耦合到节点的第一熔丝器件;将节点耦合到第一焊盘的第二熔丝器件 第三焊盘,其可操作以接收要施加到至少一个管芯的信号;以及第二晶体管,其可操作以响应于由所述节点提供的控制信号选择性地将在第三焊盘处接收的信号传输到至少一个管芯。