专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5841388A A/D converter apparatus with frequency conversion function and radio apparatus using the same 失效
标题翻译：具有变频功能的A / D转换装置及使用其的无线装置
公开(公告)号：US5841388A
公开(公告)日：1998-11-24
申请号：US527638
申请日：1995-09-13
申请人： Akira Yasuda , Tetsuro Itakura , Takafumi Yamaji
发明人： Akira Yasuda , Tetsuro Itakura , Takafumi Yamaji
IPC分类号： H03M3/04 , H03D7/00 , H03D7/16 , H03M3/02 , H04B1/16 , H04B1/26 , H04B1/30 , H04B14/06 , H03M3/00
CPC分类号： H03D7/168 , H03M3/41 , H03D2200/005 , H03D2200/0052 , H03D7/00 , H03M3/43 , H03M3/438
摘要： An A/D converter apparatus comprising a negative feedback loop having a main signal line supplied with an input signal of a predetermined frequency and a feedback signal line passing through a feedback signal, a A/D converter connected to the main signal line for frequency-converting the input signal to a signal having a frequency different from that of the input signal to output a converted signal, a D/A converter connected to the feedback signal line for frequency-converting the feedback signal to a signal having a frequency substantially equal to that of the input signal, and a subtracter for subtracting the feedback signal from the D/A converter from the input signal to supply a subtraction result signal to the A/D converter.
摘要翻译：一种A / D转换器装置，包括：负反馈回路，其具有提供有预定频率的输入信号的主信号线和通过反馈信号的反馈信号线; A / D转换器，连接到主信号线，将输入信号转换成具有与输入信号的频率不同的频率的信号以输出转换的信号; D / A转换器，连接到反馈信号线，用于将反馈信号频率转换成具有基本上等于以及减法器，用于从输入信号中减去D / A转换器的反馈信号，以向A / D转换器提供减法结果信号。

2. 发明授权

US06498929B1 Receiver having DC offset decreasing function and communication system using the same 失效
标题翻译：具有DC偏移减小功能的接收机和使用该功能的通信系统
公开(公告)号：US06498929B1
公开(公告)日：2002-12-24
申请号：US08880679
申请日：1997-06-23
申请人： Hiroshi Tsurumi , Hiroshi Yoshida , Tetsuro Itakura , Takafumi Yamaji , Akira Yasuda , Takashi Ueno , Hiroshi Tanimoto , Ryuichi Fujimoto , Hiroshi Horiguchi
发明人： Hiroshi Tsurumi , Hiroshi Yoshida , Tetsuro Itakura , Takafumi Yamaji , Akira Yasuda , Takashi Ueno , Hiroshi Tanimoto , Ryuichi Fujimoto , Hiroshi Horiguchi
IPC分类号： H04B716
CPC分类号： H03D3/008 , H03G3/3052 , H04B1/30
摘要： A receiver having a function of a direct current offset, and including a receiving section for receiving a radio frequency signal, an analog signal processing section for amplifying, band-converting and frequency-converting an analog signal inputted from the receiving section, and an AD converting section for converting an output of the analog signal processing section from an analog signal to a digital signal. Also included is a digital signal processing section for processing the digital signal converted by the DC converting section. The receiver further includes an offset detecting element, provided in the digital signal processing section, for detecting a direct current offset signal produced in the receiving section or a frequency converting section, an offset holding element, provided in the digital signal processing section, for holding the direct current offset signal detected by the offset detecting element, a DA converting section for converting the direct current offset signal detected by the digital signal processing section into an analog signal, and a first offset correcting element, provided in the analog signal processing section, for correcting the analog signal on the basis of the direct current offset signal converted by the DA converting section into the analog signal.
摘要翻译：具有直流偏移功能的接收机，包括用于接收射频信号的接收部分，用于放大从接收部分输入的模拟信号的频带转换和频率转换的模拟信号处理部分，以及AD 转换部分，用于将模拟信号处理部分的输出从模拟信号转换成数字信号。还包括用于处理由DC转换部分转换的数字信号的数字信号处理部分。接收机还包括偏移检测元件，设置在数字信号处理部分中，用于检测在数字信号处理部分中设置的接收部分或频率转换部分产生的直流偏移信号，偏移保持元件，用于保持由偏移检测元件检测的直流偏移信号，用于将由数字信号处理部分检测的直流偏移信号转换为模拟信号的DA转换部分和设置在模拟信号处理部分中的第一偏移校正元件，用于基于由DA转换部分转换成的模拟信号的直流偏移信号来校正模拟信号。

3. 发明授权

US07884749B2 A/D converting apparatus 失效
标题翻译： A / D转换装置
公开(公告)号：US07884749B2
公开(公告)日：2011-02-08
申请号：US12349180
申请日：2009-01-06
申请人： Masanori Furuta , Tomohiko Ito , Takafumi Yamaji , Tetsuro Itakura
发明人： Masanori Furuta , Tomohiko Ito , Takafumi Yamaji , Tetsuro Itakura
IPC分类号： H03M1/38
CPC分类号： H03M1/1215 , H03M1/162 , H03M1/164 , H03M1/468
摘要： An A/D converting apparatus includes a first A/D converter to sample an analog input signal having a D/A converter to generate a comparative signal for successive comparison with the analog input signal, a signal generator generate a differential signal between the analog input signal and the comparative signal, and a comparator to compare the comparative signal with a standard value to generate a first digital signal exhibiting high-order bit; an amplifier to amplify the differential signal to generate a residue signal; and a second A/D converter to sample the residue signal to generate a second digital signal exhibiting low-order bit.
摘要翻译： A / D转换装置包括：第一A / D转换器，对具有D / A转换器的模拟输入信号进行采样以产生用于与模拟输入信号连续比较的比较信号，信号发生器在模拟输入端之间产生差分信号信号和比较信号，以及比较器，用于将比较信号与标准值进行比较，以产生呈现高位的第一数字信号; 放大器，用于放大差分信号以产生残余信号; 以及第二A / D转换器，用于对残留信号进行采样以产生呈现低阶位的第二数字信号。

4. 发明授权

US07414468B2 Amplifier, filter using the same, and radio communication device 失效
标题翻译：放大器，使用相同的滤波器和无线电通信设备
公开(公告)号：US07414468B2
公开(公告)日：2008-08-19
申请号：US11928766
申请日：2007-10-30
申请人： Takafumi Yamaji , Rui Ito , Tetsuro Itakura
发明人： Takafumi Yamaji , Rui Ito , Tetsuro Itakura
IPC分类号： H03F3/45
CPC分类号： H03F3/193 , H03F3/45085 , H03F3/45183 , H03F2203/45352
摘要： An amplifier includes an amplification unit which amplify a first difference between first and second input signals, a second difference between second and third input signals and a third difference between third and first input signals by a differential mode gain, and amplify an average of the first, second and third input signal by a common mode gain, for outputting a first output signal corresponding to a sum of the amplified first difference and the amplified average, a second output signal corresponding to a sum of the amplified second difference and the amplified average, and a third output signal corresponding to a sum of the amplified third difference and amplified average; first, second; and a reduction circuit which reduces the common mode gain less than the differential mode gain.
摘要翻译：放大器包括放大单元，其放大第一和第二输入信号之间的第一差值，第二和第三输入信号之间的第二差值以及第三和第一输入信号之间的差分模式增益的第三差值，并放大第一和第二输入信号的平均值通过共模增益输出第二和第三输入信号，用于输出对应于放大的第一差值和放大的平均值的和的第一输出信号，对应于放大的第二差值和放大的平均值之和的第二输出信号，以及对应于放大的第三差和放大的平均值之和的第三输出信号; 第一秒; 以及减小电路，其减小小于差分模式增益的共模增益。

5. 发明申请

US20080064359A1 AMPLIFIER, FILTER USING THE SAME, AND RADIO COMMUNICATION DEVICE 失效
标题翻译：放大器，使用其的滤波器和无线电通信设备
公开(公告)号：US20080064359A1
公开(公告)日：2008-03-13
申请号：US11928766
申请日：2007-10-30
申请人： Takafumi Yamaji , Rui Ito , Tetsuro Itakura
发明人： Takafumi Yamaji , Rui Ito , Tetsuro Itakura
IPC分类号： H04Q7/20 , H03F3/45 , H03K9/00 , H04B1/02 , H04B1/10 , H04L27/00
CPC分类号： H03F3/193 , H03F3/45085 , H03F3/45183 , H03F2203/45352
摘要： An amplifier includes an amplification unit which amplify a first difference between first and second input signals, a second difference between second and third input signals and a third difference between third and first input signals by a differential mode gain, and amplify an average of the first, second and third input signal by a common mode gain, for outputting a first output signal corresponding to a sum of the amplified first difference and the amplified average, a second output signal corresponding to a sum of the amplified second difference and the amplified average, and a third output signal corresponding to a sum of the amplified third difference and amplified average; first, second; and a reduction circuit which reduces the common mode gain less than the differential mode gain.
摘要翻译：放大器包括放大单元，其放大第一和第二输入信号之间的第一差值，第二和第三输入信号之间的第二差值以及第三和第一输入信号之间的差分模式增益的第三差值，并放大第一和第二输入信号的平均值通过共模增益输出第二和第三输入信号，用于输出对应于放大的第一差和放大的平均的和的第一输出信号，对应于放大的第二差和放大的平均之和的第二输出信号，以及对应于放大的第三差和放大的平均值之和的第三输出信号; 第一秒; 以及减小电路，其减小小于差分模式增益的共模增益。

6. 发明授权

US07236118B2 Multiple input analog-to-digital conversion apparatus and radio receiver using the same 有权
公开(公告)号：US07236118B2
公开(公告)日：2007-06-26
申请号：US11409569
申请日：2006-04-24
申请人： Daisuke Kurose , Takafumi Yamaji , Tetsuro Itakura
发明人： Daisuke Kurose , Takafumi Yamaji , Tetsuro Itakura
IPC分类号： H03M1/38
CPC分类号： H03M1/123 , H03M1/0695 , H03M1/1205 , H03M1/44
摘要： A multiple input AD conversion apparatus includes a first unit AD converter including a plurality of first conversion stages connected in cascade to convert a first analog input signal to a first digital output signal, a second unit AD converter including a plurality of second conversion stages connected in cascade to convert a second analog input signal to a second digital output signal, and an operational amplifier shared between the first conversion stage and the second conversion stage in a time sharing.

7. 发明申请

US20090184857A1 A/D CONVERTING APPARATUS 失效
标题翻译： A / D转换装置
公开(公告)号：US20090184857A1
公开(公告)日：2009-07-23
申请号：US12349180
申请日：2009-01-06
申请人： Masanori Furuta , Tomohiko Ito , Takafumi Yamaji , Tetsuro Itakura
发明人： Masanori Furuta , Tomohiko Ito , Takafumi Yamaji , Tetsuro Itakura
IPC分类号： H03M1/12
CPC分类号： H03M1/1215 , H03M1/162 , H03M1/164 , H03M1/468
摘要： An A/D converting apparatus includes a first A/D converter to sample an analog input signal having a D/A converter to generate a comparative signal for successive comparison with the analog input signal, a signal generator generate a differential signal between the analog input signal and the comparative signal, and a comparator to compare the comparative signal with a standard value to generate a first digital signal exhibiting high-order bit; an amplifier to amplify the differential signal to generate a residue signal; and a second A/D converter to sample the residue signal to generate a second digital signal exhibiting low-order bit.
摘要翻译： A / D转换装置包括：第一A / D转换器，对具有D / A转换器的模拟输入信号进行采样以产生用于与模拟输入信号连续比较的比较信号，信号发生器在模拟输入端之间产生差分信号信号和比较信号，以及比较器，用于将比较信号与标准值进行比较，以产生呈现高位的第一数字信号; 放大器，用于放大差分信号以产生残留信号; 以及第二A / D转换器，用于对残留信号进行采样以产生呈现低阶位的第二数字信号。

8. 发明授权

US07250895B2 Multiple input analog-to-digital conversion apparatus and radio receiver using the same 有权
标题翻译：多输入模数转换装置和使用其的无线电接收机
公开(公告)号：US07250895B2
公开(公告)日：2007-07-31
申请号：US11409603
申请日：2006-04-24
申请人： Daisuke Kurose , Takafumi Yamaji , Tetsuro Itakura
发明人： Daisuke Kurose , Takafumi Yamaji , Tetsuro Itakura
IPC分类号： H03M1/12
CPC分类号： H03M1/123 , H03M1/0695 , H03M1/1205 , H03M1/44
摘要： A multiple input AD conversion apparatus includes a first unit AD converter including a plurality of first conversion stages connected in cascade to convert a first analog input signal to a first digital output signal, a second unit AD converter including a plurality of second conversion stages connected in cascade to convert a second analog input signal to a second digital output signal, and an operational amplifier shared between the first conversion stage and the second conversion stage in a time sharing.
摘要翻译：多输入AD转换装置包括：第一单元AD转换器，包括级联连接的多个第一转换级，以将第一模拟输入信号转换为第一数字输出信号;第二单元AD转换器，包括多个第二转换级，级联以将第二模拟输入信号转换为第二数字输出信号，以及在时间共享中在第一转换级与第二转换级之间共享的运算放大器。

9. 发明申请

US20070011482A1 Clock generator, radio receiver using the same, function system, and sensing system 审中-公开
标题翻译：时钟发生器，使用相同的无线电接收器，功能系统和传感系统
公开(公告)号：US20070011482A1
公开(公告)日：2007-01-11
申请号：US11438589
申请日：2006-05-22
申请人： Akihide Sai , Takeshi Ueno , Takafumi Yamaji , Tetsuro Itakura
发明人： Akihide Sai , Takeshi Ueno , Takafumi Yamaji , Tetsuro Itakura
IPC分类号： G06F1/00
CPC分类号： H03L7/23 , H03L7/18
摘要： A clock generator having phase locked loops to receive reference signals from a shared reference signal source and generate clock signals differing in frequency, respectively, includes a phase comparator which generates a voltage signal in response to a phase difference between a phase of the reference signal and a phase of a feedback signal, a VCO controlled by a voltage signal from the phase comparator, and a frequency divider group connected in cascade in a feedback loop between an output of the VCO and an input of a feedback signal, and takes out a clock signals from each output of the frequency divider group.
摘要翻译：具有锁相环的时钟发生器分别接收来自共享参考信号源的参考信号并且分别产生频率不同的时钟信号，该相位比较器响应于参考信号的相位和相位差之间的相位差产生电压信号反馈信号的相位，由来自相位比较器的电压信号控制的VCO和在VCO的输出与反馈信号的输入之间的反馈回路中级联连接的分频器组，并且取出时钟来自分频器组的每个输出的信号。

10. 发明授权

US07088278B2 Multiple input analog-to-digital conversion apparatus and radio receiver using the same 有权
标题翻译：多输入模数转换装置和使用其的无线电接收机
公开(公告)号：US07088278B2
公开(公告)日：2006-08-08
申请号：US11088077
申请日：2005-03-23
申请人： Daisuke Kurose , Takafumi Yamaji , Tetsuro Itakura
发明人： Daisuke Kurose , Takafumi Yamaji , Tetsuro Itakura
IPC分类号： H03M1/12
CPC分类号： H03M1/123 , H03M1/0695 , H03M1/1205 , H03M1/44
摘要： A multiple input AD conversion apparatus includes a first unit AD converter including a plurality of first conversion stages connected in cascade to convert a first analog input signal to a first digital output signal, a second unit AD converter including a plurality of second conversion stages connected in cascade to convert a second analog input signal to a second digital output signal, and an operational amplifier shared between the first conversion stage and the second conversion stage in a time sharing.
摘要翻译：多输入AD转换装置包括：第一单元AD转换器，包括级联连接的多个第一转换级，以将第一模拟输入信号转换为第一数字输出信号;第二单元AD转换器，包括多个第二转换级，级联以将第二模拟输入信号转换为第二数字输出信号，以及在时间共享中在第一转换级与第二转换级之间共享的运算放大器。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式